

Stress test measurements of lattice-matched InAlN/AlN/GaN HFET structures

Jacob H. Leach^{*1}, Mo Wu¹, Xianfeng Ni¹, Xing Li¹, Ümit Özgür¹, Hadis Morkoç¹, Juozas Liberis², Emilis Šermukšnis², Arvydas Matulionis², Hailing Cheng³, Çağliyan Kurdak³, and Yong-Tae Moon⁴

¹Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond VA, USA

²Fluctuation Research Laboratory, Semiconductor Physics Institute, Vilnius, Lithuania

³Department of Physics, University of Michigan, Ann Arbor, MI, USA

⁴LG Innotek Co., Ltd., Seoul, South Korea

Received 1 October 2009, revised 6 November 2009, accepted 26 November 2009

Published online 17 May 2010

Keywords AnAlN/AlN/GaN, electrical properties, phonon-defect-interaction, field-effect transistor

* Corresponding author: e-mail s2jleach@vcu.edu, Phone: 804-827-7040, Fax: 804-827-0006

InAlN/GaN heterostructures offer some benefits over existing AlGaIn/GaN heterostructures for HFET device applications. In addition to having a larger bandgap than typical AlGaIn compounds used in HFET devices (with Al < 30%), which leads to better confinement and subsequent larger power carrying capacity, InAlN can be grown lattice-matched to GaN, resulting in strain-free heterostructures. As such, lattice-matched InAlN provides a unique system wherein the reliability of the devices may exceed that of the strained AlGaIn/GaN devices as a result of being able to decouple the hot electron/hot phonon effects on the reliability from the strain related issues. In this work, we subjected lattice-matched InAlN-based HFETs to electrical stress and observed the corresponding degradation in

maximum drain current. We found that the degradation rates are lower only for a narrow range of moderate gate biases, corresponding to low field average 2-dimensional electron gas (2DEG) densities of $9\text{--}10 \times 10^{12} \text{ cm}^{-2}$. We propose that the degradation is attributable to the buildup of electron density since the degradation rates as a function of electron density generally follow the hot phonon lifetime *versus* electron density. This provides evidence that hot phonons have a significant role in device degradation and there exists an optimal 2DEG density to minimize hot phonon related degradation. We did not observe any correlation between the degradation rate and the gate leakage.

© 2010 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

1 Introduction GaN based heterostructure field effect transistors (HFETs) exhibit remarkable performance in the high frequency-high power arena. Currently, research is focused on substitution of the AlGaIn barrier with an $\text{In}_x\text{Al}_{1-x}\text{N}$ barrier [1–5]. The reason is twofold. First, InAlN can be grown lattice-matched to the GaN although the exact composition for lattice matching is not precisely known due to the controversial values of the lattice parameters of InN, the bowing parameter of InAlN, and the strain state of the underlying GaN [4, 5]. Nevertheless, the use of InAlN is important since the strain typically present in AlGaIn-based HFETs could be eliminated, which bodes well for reliability of the devices [6–8]. Second, the difference in spontaneous polarization between GaN and InAlN provides these devices with a high density 2DEG ($>2.5 \times 10^{13} \text{ cm}^{-2}$), which translates to higher current densities compared to AlGaIn-based HFETs.

Although touted as a blessing, recent measurements of hot phonon lifetimes (τ_{ph}) in InAlN-based structures have provided evidence for an optimal 2DEG density [9], lower than the density attainable with an InAlN HFET, where the phonon lifetime, τ_{ph} , is at a minimum, apparently due to the phonon–plasmon coupling [10, 11]. The performance, and we believe the reliability, of HFETs with GaN channels will depend on the 2DEG density.

Figure 1 shows the measured τ_{ph} for bulk GaN (circles) and for a number of GaN-based 2DEGs (utilizing AlGaIn barriers – triangles, and utilizing InAlN barriers – upside down triangles). The existence of an optimal 2DEG density means that that τ_{ph} increases at electron densities greater or less than that at phonon–plasmon resonance. We aim to demonstrate that the measured τ_{ph} correlates with the reliability as a function of electron density, measured in




Figure 1 (online color at: www.pss-a.com) Measured hot phonon lifetimes *versus* electron density for 3D (solid circles) and 2DEGs (open triangles) in GaN at low fields. The existence of a minimum around $6.5 \times 10^{12} \text{ cm}^{-2}$ is attributed to the phonon-plasmon resonance. From Ref. [9].

terms of the degradation rate of devices subjected to high drain bias. In this work, we use a gate bias to control τ_{ph} through control of the average electron density in the channel.

2 Experiment InAlN/AlN/GaN HFET structures were grown on sapphire in a low-pressure custom-designed Organo-Metallic Vapor Phase Epitaxy (OMVPE) system using trimethylgallium (TMGa), trimethylaluminum (TMAI), trimethylindium (TMIn), and ammonia as the Ga, Al, In, and N sources, respectively. The layer consisted of a 250 nm AlN initiation layer, 3 μm of undoped GaN, a 1 nm AlN spacer layer, a 20 nm $\text{In}_{0.15}\text{Al}_{0.85}\text{N}$ barrier layer, and a 2 nm GaN cap layer. The HFETs employed Ti/Al/Ni/Au Ohmic and Pt/Au Schottky contacts. Details of the growth procedure as well as the fabrication can be found in Ref [4].

Unpassivated ($90 \times 2 \mu\text{m}$) devices were subjected to electrical stress: high bias ($V_{DS} = 20 \text{ V}$) was applied in the dark for up to 20 h at room temperature, and various gate voltages were used to control the electron density in the channel, which was initially measured using a gated Hall bar. During the stress, we monitored the drain current as well as the gate leakage, and every hour or half hour we measured I_D vs. V_{DS} in order to quantify the amount of degradation.

3 Results and discussion We observed a degradation rate dependent on the electron density in the channel (experimentally accessible through the applied gate bias) in such a way as to follow the hot phonon lifetime of Fig. 1. This implies that the hot phonons do in fact represent an effective degradation mechanism, and additionally that the application of gate potential allows us to change the




Figure 2 (online color at: www.pss-a.com) Change in the maximum drain current as a function of the total charge that has passed through the devices. Qualitatively, one can see that the lowest and highest gate biases tend to be associated with the most severe degradation.

electron density, in turn changing τ_{ph} and subsequently the degradation rate. In Fig. 2, we plot the maximum drain current (I_{Dmax} at $V_G = 0 \text{ V}$) throughout the course of stressing for devices which have been stressed at $V_{DS} = 20 \text{ V}$ with V_G varied from -3.5 to -6.5 V . We plot I_{Dmax} not as a function of time at which stress has been applied, but *versus* the total amount of charge that has passed through the device. This way, we can fairly compare devices which have been subjected to low and high levels of current. One can see from Fig. 2 that the greatest change in I_{Dmax} occurs for the devices subjected to the highest and lowest gate biases, corresponding to the lowest and highest average electron densities in the channel.

Next, we quantified the amount of degradation by calculating the percent change in I_{Dmax} after an amount of charge of 2000 mA h/mm had passed through the device. We plot this number as a function of the low field electron density, measured for the gated Hall bar, in Fig. 3. We see that the smallest amount of degradation occurs for devices subjected to gate voltages of -3.5 to -4.5 V , corresponding to electron densities around $1 \times 10^{13} \text{ cm}^{-2}$. The electron density expected to be associated with the shortest τ_{ph} is around 6.5×10^{12} , as seen in Fig. 1. Our stress measurements show the minimum in degradation for slightly higher electron densities. This can be understood in light of the fact that, the position of the phonon-plasmon resonance shifts as the electric field in the channel increases. As the field increases, the electrons gain energy, therefore spreading the electron density over a larger volume, decreasing the “bulk” density of the electrons in the channel.

Thus, when the channel is subjected to high fields, the resonance is achieved at a larger electron density than the optimum value measured at low fields. Such a phenomenon has been directly observed in gateless channels and reported in Ref. [9].




Figure 3 (online color at: www.pss-a.com) Change in maximum drain current (at $V_G = 0$ V) after subjecting devices to high field electrical stress. The change is given for devices which have passed 2000 mA h/mm of current. The electron density is controlled by the gate bias. The stars represent devices that were stressed using a reduced drain voltage in order to maintain $V_{DG} = 24.5$ V. The trend qualitatively follows the hot phonon lifetime presented in Fig. 1.




Figure 4 The total change in drain current for all devices in this study versus the total charge passed through the gate. The lack of any discernable dependence of degradation on the gate leakage indicates that the primary degradation mechanism is not related to the gate leakage.

To ensure that degradation is in fact attributable to a hot phonon related mechanism as opposed to a gate leakage mechanism, we plot in Fig. 4 the total change in I_{Dmax} after stress versus the total amount of charge that has leaked through the gate during the stress (Fig. 4). No systematic degradation with the gate leakage is found; some devices suffer high degradation with little gate leakage, some do little degradation with high leakage. The lack of expected

dependence leads us to conclude that gate leakage is not a major contributor to the degradation for these devices.

Additionally, we reduced the drain voltage from 20 to 18 V in order to ensure that the total drain-to-gate voltage was not responsible for the degradation in devices with high V_{DG} (stars in Fig. 3). Under these stress conditions, the V_{DG} was maintained at 24.5 V, which is the same used when degradation is minimized. The fact that under these conditions we still observe high degradation indicates that the high V_{DG} is not contributing to the degradation.

4 Conclusion We investigated degradation in lattice-matched InAlN-based HFETs through changes in I_{Dmax} after subjected to long-term stress at room temperature. We observed a minimum degradation for devices subjected to gate biases which correspond to electron densities near the expected phonon–plasmon resonance density. Therefore, we conclude that the hot phonons constitute a significant degradation mechanism and that fast removal of hot phonons is crucial for achieving high reliability of GaN-based HFETs, regardless of the barrier used.

Acknowledgements This work was supported by grants FA8655-09-1-3103 and FA9550-04-1-04-14 from Air Force Office of Scientific Research under the direction of Drs. Kitt Reinhardt and Donald Silversmith.

References

- [1] F. Medjdoub, J. F. Carlin, C. Gaquiere, N. Grandjean, and E. Kohn, *Open Elec. Electron. Eng. J.* **2**, 1–7 (2008).
- [2] J. Kuzmik, *IEEE Electron Device Lett.* **22**, 510 (2001).
- [3] R. Butté, J.-F. Carlin, E. Feltin, M. Gonschorek, S. Nicolay, G. Christmann, D. Simeonov, A. Castiglia, J. Dorsaz, H. J. Buehlmann, S. Christopoulos, G. Baldassarri Höger von Högersthal A. J. D. Grundy, M. Mosca, C. Pinquier, M. A. Py, F. Demangeot, J. Frandon, P. G. Lagoudakis, J. J. Baumberg, and N. Grandjean, *J. Phys. D, Appl. Phys.* **40**, 6328 (2007).
- [4] J. H. Leach, M. Wu, X. Ni, X. Li, Ü. Özgür, and H. Morkoç, *Phys. Status Solidi A*, DOI:10.1002/pssa.200925362.
- [5] M. Gonschorek, J.-F. Carlin, E. Feltin, M. A. Py, N. Grandjean, V. Darakchieva, B. Monemar, M. Lorenz, and G. Ramm, *J. Appl. Phys.* **103**, 093714 (2008).
- [6] G. Simin, A. Koudymov, A. Tarakji, X. Hu, J. Yang, M. A. Khan, M. S. Shur, and R. Gaska, *Appl. Phys. Lett.* **79**(16), 2651–2653 (2001).
- [7] C. Lee, L. Witkowski, H.-Q. Tserng, P. Saunier, R. Birkhahn, Dan Olson, Don Olson, G. Munns, S. Guo, and B. Albert, *Electron. Lett.* **41**(3), 155–157 (2005).
- [8] P. Valizadeh, and D. Pavlidis, *IEEE Trans. Electron Devices* **52**(9), 1933–1939 (2005).
- [9] A. Matulionis, J. Liberis, I. Matulionienė, M. Ramonas, E. Šermukšnis, J. H. Leach, M. Wu, X. Ni, X. Li, and H. Morkoç, *Appl. Phys. Lett.*, DOI: 10.1063/1.3261748.
- [10] A. Matulionis, J. Liberis, I. Matulionienė, M. Ramonas, and E. Šermukšnis, *Proc. IEEE* (accepted).
- [11] A. Dyson and B. K. Ridley, *J. Appl. Phys.* **103**(11), 114507 (2008).