# The Electrical Characteristics and Device Applications of Metal Oxide Nanowires

by

### Eric Neil Dattoli

A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering) in The University of Michigan 2010

# **Doctoral Committee:**

Assistant Professor Wei Lu, Chair Professor Xiaoqing Pan Assistant Professor Zhaohui Zhong Assistant Research Scientist Becky Lorenz Peterson



# **Table of Contents**

List of Figuresiv									
Lis	t of Ta	ıbles	vi						
Glossary									
1	Intr	oduction	1						
2	Nan	owire Growth	3						
	2.1	Overview	3						
	2.2	Important Aspects related to VLS Nanowire Growth							
		2.2.1 Nanoparticle Catalysts							
		2.2.2 Nanoscale Eutectic Temperature							
		2.2.3 Nucleation of Nanoparticles	12						
		2.2.4 Nanowire Sidewall Deposition							
		2.2.5 Nanowire Growth Rates							
		2.2.6 Nanowire Heterostructures							
	2.3	Nanowire Growth Setups							
		2.3.1 CVD Nanowire Growth							
		2.3.2 Vapor-Transport Metal Oxide Nanowire Growth							
	2.4	Metal Oxide Nanowire Vapor-Phase Growth							
		2.4.1 VLS Growth of Metal Oxide Nanowires							
		2.4.2 VSS Growth of Metal Oxide Nanowires							
		<ul><li>2.4.3 Self-Catalytic Growth of Metal Oxide Nanowires.</li><li>2.4.4 Vapor-Solid Growth of Metal Oxide Nanowires.</li></ul>							
		2.4.5 Experimental Results for Vapor-Transport Growth of SnO <sub>2</sub> Nanowires							
	2.5	Summary							
3	Nan	owire-based Transistors Overview	36						
	3.1	Nanowire-based FET Overview	36						
	0.1	3.1.1 JFET approach to analysis of NW-FET Operation							
		3.1.2 MOSFET approach to analysis of NW-FET Operation							
	3.2	Schottky Contacts							
	-	3.2.1 Overview							
		3.2.2 Effect on Nanowire-based FETs							
	3.3	Transistor Analysis							

		3.3.1 NW-FET Gate Capacitance Estimation	53
		3.3.2 FET Parameter Extraction	
		3.3.3 RF Characterization	
	3.4	Summary	62
4	Nan	owire Transfer	63
	4.1	Transfer Overview	63
	4.2	Contact Printing Optimization	67
	4.3	Gate Capacitance Considerations for Nanowire Arrays	70
	4.4	Summary	74
5	Sing	gle Nanowire Device Characterization	75
	5.1	SnO <sub>2</sub> Nanowire FET Devices	
		5.1.1 Defect-induced Carriers in Metal Oxide Semiconductors	
		5.1.2 Experimental Method and Results	
	5.2	Degenerately Doped Metal Oxide Nanowires	
		5.2.1 Sb-doped SnO <sub>2</sub> Nanowires	
		5.2.2 Sn-doped In <sub>2</sub> O <sub>3</sub> (ITO) Nanowires	
	5.3	Summary	90
6		nsparent n-type, SnO <sub>2</sub> NW-TFTs	
	6.1	Overview	
	6.2	Electrical characterization: DC and RF	
	6.3	NW-TFT Optimization and Circuit Applications	98
	6.4	Summary	108
7	p-ty	pe, Ge-based NW-TFTs	110
	7.1	Ge/Si Core-Shell TFTs	110
	7.2	B-doped Ge NW-TFTs	115
	7.3	Summary	116
8	Conclusion1		118
	8.1	Comparison of NW-TFT to other materials for flexible and tra	nsparent
	elect	tronics	119
	8.2	Future Work	123
Ap	pendix	x A: Single-crystalline ZnO TFT	125
Rik	nlingra	nhy	134

# **List of Figures**

Fig. 2.1. Schematic of the VLS process	4
Fig. 2.2 Before and After Silicon Nanowire Growth	5
Fig. 2.3 Annealed 2 nm thick Au thin film	10
Fig. 2.4 Theoretical Calculations of the Nanoscale Eutectic temperature for the Au-Ge	
system	11
Fig. 2.5 Nucleation (or lack thereof) of nanoparticle catalysts	12
Fig. 2.6 A tapered nanowire.	13
Fig. 2.7 Ge Nanowire Growth Scheme	14
Fig. 2.8 The Stoppage and Resumption of Nanowire Growth	15
Fig. 2.9 Nanowire Heterostructure Configurations	17
Fig. 2.10 CVD Setup for Ge Nanowire Growth	18
Fig. 2.11 Vapor-Transport Apparatus for Nanowire Growth	
Fig. 2.12 Model for Metal Oxide Nanowire VLS growth	22
Fig. 2.13 Model for Self-Catalytic VLS growth of a SnO <sub>x</sub> Nanobelt	24
Fig. 2.14 Schematic for VLS grown SnO <sub>2</sub> NWs	28
Fig. 2.15 SEM Images of Diameter-Controlled VLS Grown SnO <sub>2</sub> NWs	29
Fig. 2.16 Schematic for self-catalytic VLS grown SnO <sub>2</sub> NWs	32
Fig. 2.17 SEM Images of Self-Catalytic VLS grown SnO <sub>2</sub> Nanowires	33
Fig. 2.18 Histogram of Self-Catalytic Grown SnO <sub>2</sub> Nanowire Diameters	34
Fig. 3.1 Field-Effect Operation of a NW-FET	
Fig. 3.2 Diagram of a Bottom-Gated Nanowire-based FET using JFET assumptions	
Fig. 3.3 NW-FET in Depletion and Accumulation	
Fig. 3.4 Diagram of a Bottom-Gated Nanowire-based FET using MOSFET assumptions	44
Fig. 3.5 Equilibrium diagram of Schottky M-S junction	
Fig. 3.6 Effect of Bias on Schottky Junction	49
Fig. 3.7 Ohmic M-S Junction.	
Fig. 3.8 Annealing Effect on NW-FET Performance	52
Fig. 3.9 Effect of Doping Level on SiNW FET Contacts	
Fig. 3.10 Schematic of Dopant Depletion at Nanowire Surfaces	
Fig. 3.11 NW-FET Model with Contact Resistances Included	
Fig. 3.12 Four-Probe Test Structure	
Fig. 3.13 AC Models of a FET	
Fig. 3.14 Ground-Signal-Ground NW Device Structure	
Fig. 4.1 Nanowire Contact Printing and TFT fabrication	
Fig. 4.2 Experimental Contact Printing Setup	
Fig. 4.3 Images of Transferred Nanowires	
Fig. 4.4 Effect of Pressure on Contact Printing	
Fig. 4.5 Optimal Contact Printing Conditions for Nanowire Transfer	
Fig. 4.6 EM Simulations of a NW-TFT	
Fig. 4.7 E-M Simulations of a Low-Density NW-TFT	
Fig. 5.1 Images of as-grown SnO <sub>2</sub> nanowires	80
Fig. 5.2 Transfer characteristics of a back-gated Ta-doped SnO <sub>2</sub> nanowire FET	81

Fig.	5.3	Extraction of Average Mobility	82
Fig.	5.4	Electrical characterization of a typical undoped SnO <sub>2</sub> nanowire device in air	82
Fig.	5.5	Back-gated Ta-doped SnO <sub>2</sub> nanowire FET fabricated on glass with ITO contacts	85
Fig.	5.6	Degenerately Doped TAO NWs	88
Fig.	5.7	Electrical Characteristics Degenerately Doped TAO NWs	88
Fig.	5.8	ITO Nanowires	90
Fig.	6.1	Overview of NW-TFT	92
Fig.	6.2	Transmittance Measurements of the NW-TFTs	93
Fig.	6.3	DC Characteristics of a Transparent SnO <sub>2</sub> NW-TFT	95
Fig.	6.4	RF characterization of transparent NW-TFTs.	96
Fig.	6.5	RF Characterization, cont.	97
Fig.	6.6	SnO <sub>2</sub> NW-TFT With Optimized PECVD Dielectrics	02
Fig.	6.7	N-type SnO <sub>2</sub> NW-TFT Inverter1	03
Fig.	6.8	Spice Simulation of SnO <sub>2</sub> NW-TFT	107
Fig.	6.9	Spice Simulation of SnO <sub>2</sub> NW-TFT Inverter	08
Fig.	7.1	Ge/Si Core-shell NW-TFT	112
Fig.	7.2	Transparent Contacts to Ge/Si NWs	114
Fig.	7.3	Ge NW-TFT testing	116
Fig.	A.1	TEM image of ZnO film stack	26
Fig.	A.2	TLM measurements of ZnO film	127
Fig.	A.3	Long-Channel ZnO TFT	129
		Short Channel ZnO TFT	
Fig.	A.5	Top-gated ZnO TFT	132

# **List of Tables**

Table 4.1	Optimal Contact Printing Conditions	69
	SPICE Model for NMOS Component	
	ZnO TLM Measurement Results	

# Glossary

 $\mu$  mobility (cm<sup>2</sup>/V•s)

C<sub>gd</sub> capacitance between gate and drain (F/cm)

 $C_{gs}$  the coupling capacitance between the gate electrode and the FET

or TFT channel (F/cm<sup>2</sup>)

C<sub>gs</sub> capacitance between gate and source (F/cm)

C<sub>i</sub> the coupling capacitance between the gate electrode and the

NW-FET channel (F/cm)

E<sub>c</sub>, E<sub>v</sub> conduction band, valence band edge (eV)

E<sub>F</sub> equilibrium Fermi level (eV)

E<sub>i</sub> intrinsic level (eV)

f<sub>max</sub> power gain cutoff frequency (Hz)

f<sub>T</sub> unity current gain cutoff frequency (Hz)

g<sub>m</sub> transconductance (S)

I current (A)

I<sub>DS</sub> channel current in a FET, from drain to source (A)

J current density (A/cm<sup>2</sup>)

L length of a transistor, distance between the source and drain

contacts (cm)

MSG Maximum Stable Gain

 $Q_{ch}(x)$  amount (magnitude) of charge at a certain location, x, of the NW

channel (C)

S subthreshold slope (mV/decade)

V<sub>a</sub> applied voltage (V)

 $V_{bi}$  built-in contact potential,  $\phi_m - \phi_s(V)$ 

 $V_{ch}(x)$  is the voltage value that the channel possesses at a location (V)

V<sub>DS</sub> drain voltage with respect to source (V)

 $V_{GS}$  gate voltage with respect to source (V)

V<sub>T</sub> FET threshold voltage (V)

 $\epsilon, \epsilon_r, \epsilon_0$  permittivity, relative dielectric constant, permittivity of free

space;  $\varepsilon = \varepsilon_r \cdot \varepsilon_0 (F/cm)$ 

φ work function potential (V)

φ<sub>B</sub> Metal-semiconductor barrier height (V)

 $\phi_{m}$  metal work function (V)

 $\phi_s$  semiconductor work function (V)

 $\phi_{S}$  surface potential (V)

 $\chi$  electron affinity (V)

#### **Abstract**

Metal oxide and semiconductor nanowires have shown great potential as the basis for electronic devices which are compatible with a wide range of device substrates, including transparent or flexible substrates. The development of such nanowire-based devices, however, currently presents several outstanding challenges. Besides the various issues related to the growth of nanowires, the commercial applications of these materials depend critically on the development of scalable methods for achieving nanowire assembly and integration. In order to address such manufacturability issues, a thin-film transistor (TFT) based upon metal oxide nanowires is characterized in order to show that it is possible to fabricate nanowire devices which offer both high-performance levels and compatibility with transparent and flexible device substrates.

Instead of directly depositing semiconductor materials on glass or plastic as with typical TFT designs, in this work the low-temperature requirements of glass and plastic substrates are satisfied by employing a contact printing process to transfer synthesized nanowires from their growth substrate directly onto the device substrate. This method was shown to effectively achieve the isolation of the high-temperature processes required by single-crystalline material growth from the low-temperature conditions mandated by the device substrate.

Semiconductor nanowires, such as metal oxide SnO<sub>2</sub> or Ge-based nanowires, were

employed as the TFT channel material. Optimization of the growth process of these nanowires is discussed. For instance, the diameter controlled growth of 30 nm diameter SnO<sub>2</sub> nanowires is examined. Electrical characterization results of such SnO<sub>2</sub> nanowires showed that they possess field-effect mobilities that averaged 156 cm<sup>2</sup>/V•s. Moreover, by properly controlling the amount of extrinsic dopants during the nanowire growth, the conductivity of the nanowires may be adjusted from semiconducting to metallic.

Although the DC performance of nanowire-based transistors has been extensively examined; in circuit applications, the high frequency characteristics of the nanowire-based transistors are more relevant. In order to demonstrate their suitability for high frequency circuit applications, direct RF measurements are carried out on nanowire-based TFTs fabricated on glass. Operational speeds in excess of 300 MHz were reached. Additionally, the suitability of these TFTs in logic circuits is demonstrated with the fabrication and successful operation of a two-transistor inverter.

# Chapter 1

#### Introduction

The nascent field of nanowire (NW) research has made a great deal of progress in broadening the field of knowledge related to nanowire growth mechanisms and their associated electrical properties. So far, the main focus of this research has been on single nanowire device structures [1]. Although these simple structures are useful for probing the intrinsic physical properties of NWs, they are not applicable to commercial or real-world applications. A practical NW-based electronic device must be able to be fabricated in sizable quantities and in an affordable fashion while maintaining a good uniformity in performance among different devices. The purpose of this thesis work is to demonstrate nanowire growth and fabrication methods which could help make NW-based electronic devices a practical reality.

The bright prospects related to NW-based electronics can be attributed to the unique physical properties of nanowires. As a result of their growth mechanism, nanowires may be synthesized in an independent step and later be transferred (post-growth) to device substrates of interests. Moreover, the nanowires to be discussed also possess a single-crystalline structure which allows for higher speed electronic carrier transport as compared to poly-crystalline or amorphous materials.

The device structure to be presented that can take advantage of these properties in a practical manner is the nanowire-based thin-film transistor (NW-TFT). The main

novelty of a NW-TFT as compared to other electronic devices is that the switching element, i.e. semiconductor channel material, is made up of an array of a large number of aligned nanowires. Such NW arrays may be transferred onto a wide variety of substrates, like glass, in a controlled fashion by a contact printing method. Following the nanowire transfer to the substrate of interest, device fabrication can be carried out using established semiconductor processing methods. The fabrication of NW-TFTs on transparent substrates like glass opens up the possibility of achieving transparent electronic devices. The operation of a transparent NW-TFT and a two-transistor inverter will be examined.

For practical circuit applications, both p- and n-type transistors are required. To this end, p- and n-type NW-TFTs were fabricated separately in this work and both their DC and RF electrical properties will be detailed. The semiconductor SnO<sub>2</sub> was utilized as the n-type material, while Ge-based nanowires were explored as the p-type material. A future goal will be to fabricate both structures on the same chip with the aim of creating low-power, complementary logic circuits.

Lastly, the electrical characterization of a single-crystalline ZnO TFT on a Si substrate will be examined in Appendix A. Although not a nanowire-based device, the ZnO TFT shares many structural similarities with NW-TFTs, and serves as a useful performance comparison. Thanks to its epitaxial deposition on Si, the structure of the examined ZnO TFT could one day be useful in integrating ZnO devices alongside Si-based devices.

# Chapter 2

#### Nanowire Growth

#### 2.1 Overview

The bottom-up growth of nanowires may be achieved by a variety of methods [1-3], such as solution-phase or template-directed deposition. This work will, however, exclusively focus on the vapor-based growth of nanowires and specifically via the vapor-liquid-solid (VLS) process. The VLS process was first demonstrated in the 1960s by Wagner with the growth of silicon whiskers (wire-like structures 100s of nm to microns in diameter) [4]. The name for the VLS process was coined to describe the step-by-step phase changes of the reactant molecules as they proceed through the entire crystal growth process. It is important to note that the VLS growth process possesses many different characteristics as compared to plasma or thermal chemical vapor deposition (CVD) processes. Whereas traditional CVD relies upon the thermal (or plasma) activated decomposition of gaseous reactants, the VLS process utilizes a metal catalyst to facilitate the deposition of the gaseous reactants. Typically, VLS depositions may occur at lower temperatures and produce products with a greater crystalline quality than low-temperature thermal or plasma-CVD processes.

The role of the metal catalyst will first be examined. Two requirements for this metal catalyst are: a) that the metal be able to alloy with the desired reactant element, and b) that the metal catalyst forms an eutectic alloy with the reactant element. An eutectic

alloy is defined as an alloy such that at some alloy composition ratio, the melting point of the alloy is less than both of the individual pure elements [5]. Not necessarily all alloys are eutectic.

As a generality in VLS growth, the diameter of the metal catalyst particle roughly determines the diameter of the grown nanowire. For example, if large catalyst particles are used (i.e. micron sized metal particles), then large, micron-sized whisker structures will be obtained from VLS growth, as was first established by Wagner in the 1960s [4]. Metal nanoparticles may be deposited directly onto a growth substrate. The diameter and density of the deposited nanoparticles directly influences these same properties of the grown nanowire forests. If growth in only certain areas is desired, the nanoparticles may be patterned via means such as photolithography [6].




Fig. 2.1. Schematic of the VLS process

a) Diagram of the VLS Process. The steps to this process are: alloy droplet formation (I), nanowire nucleation (II), nanowire axial growth (III). Adapted with permission from [7]. Copyright 2001 American Chemical Society. b) Binary Phase Diagram of the Au/Ge alloy. The green line is the Au liquidus line, and the blue line is the Ge liquidus line. The eutectic point of the system is marked by an arrow. The solidus line (horizontal) is in black at the eutectic temperature. Adapted from [8]. Reprinted with permission from AAAS.

The VLS process will now be examined sequentially according to Fig. 2.1 which diagrams the growth of a Ge nanowire using an Au catalyst [7-8]. The VLS growth of a nanowire can be summarized into three steps: (I) liquid alloy droplet formation, (II)

nanowire nucleation, and (III) nanowire elongation (i.e. growth). This process is displayed schematically in Fig. 2.1a. In addition, the process may also be plotted on a phase diagram for the alloy system (Fig. 2.1b). This phase diagram is specifically known as a binary eutectic phase diagram, where the independent variables are the alloy compositional percentage and the temperature; the experimental data (data of interest) is the phase of matter of the materials.




Fig. 2.2 Before and After Silicon Nanowire Growth a) AFM image of 10 nm Au nanoparticles on a growth substrate. b) SEM image of Si nanowires grown after CVD VLS process. Inset, the solidified alloy droplet can be seen at the end of the nanowire when imaged post-growth. The sides of both images are 4  $\mu$ m. Reprinted with permission from [9]. Copyright 2001, American Institute of Physics.

To go into more detail about the phase diagram, one can notice from Fig. 2.1b that the Au/Ge alloy is eutectic, where the melting point of Au and Ge is 1064 °C and 938 °C, respectively. The eutectic point for an eutectic alloy system is defined as the temperature and compositional gradient at which the alloy has its lowest melting point. The eutectic point is important since the liquid and solid phases of the material system are all allowed to exist simultaneously at these conditions. The eutectic point for the bulk Ge/Au system is 28% Ge atomic percentage, 361 °C. The green and blue lines on the plot are the Au and Ge, respectively, liquidus lines. They represent the boundary above which these

materials are liquid, and below which are solid. The solidus line (black, horizontal) line occurs at the eutectic temperature (361 °C) and represents the temperature below which the alloy must be solid.

Fig. 2.1 illustrates the VLS growth process of a Ge nanowire at ~800 deg C as examined in ref. [7]. This temperture was chosen by the experimenters due to constraints in their experimental setup. Ge nanowire VLS growth may occur at temperatures between the melting point of Ge (938 °C) and the eutectic temperature of the Ge/Au alloy. It is important to note that Ge nanowire VLS growth has been observed at temperatures down to ~270 °C [10] due to reasons that will be discussed later.

In step I, liquid Ge/Au alloy droplet formation, the Au catalyst sites are heated up in the presence of a vapor source of Ge (typically GeH<sub>4</sub>). Liquid droplets will start to form above the eutectic temperature for the nanoscale alloy system. Note that without the presence of gaseous Ge molecules, the Au catalyst sites will not liquefy at the eutectic temperature. Direct TEM observation of Au nanoparticles heated up to 900 °C in a vacuum (without any gaseous Ge source) revealed that the Au did not liquefy [7]. The diffusion of Ge atoms into the Au cluster sites is required for the Ge/Au alloy droplet formation. When CVD reactants are used (i.e. GeH<sub>4</sub>), the temperature is a crucial factor for the dissociation of the reactant precursor molecule and the subsequent absorption of the Ge atoms. GeH<sub>4</sub> readily dissociates at low temperatures (i.e. ~270 °C) at metal catalyst sites while other CVD precursors (i.e. SiCl<sub>4</sub>) require high temperatures (i.e. 800 °C or above) for reactant dissociation when carrying out Si nanowire VLS growth [6].

During droplet formation, the metal nanoparticle site serves as a catalyst for the decomposition of the reactant molecules by lowering the thermodynamic energy barrier

required for reactant dissociation and subsequent crystal (nanowire) formation. Due to this energy barrier lowering, materials may preferentially deposit at these catalyst sites and cause nanowire growth while leaving the rest of the growth substrate free of any deposition, as evidenced in Fig. 2.2.

It was originally suggested by Wagner [4] that a reason for this catalytic activity of the metal catalyst particle was due to the high sticking coefficient that a liquid droplet presents to a gaseous reactant (like SiH<sub>4</sub>) as compared to the solid, bare growth substrate. A sticking coefficient is defined as the probability that an impingent molecule attaches to a certain surface upon collision. It is true that silanes have a larger sticking coefficient on liquids catalysts as compared to typical growth substrates, however this phenomenon cannot explain all VLS growth processes, especially when the growth material is not a reactant molecule, but rather evaporated from a solid source [11]. Although the exact source for the catalytic activity of the metal nanoparticle is still under debate, under typical VLS growth conditions the metal nanoparticle's catalytic properties allow for it to act as a sink for gaseous material sources and for the exclusive incorporation of these materials for nanowire growth as opposed to substrate or sidewall deposition.

As the VLS process proceeds, the adsorption of the growth material (Ge) and its incorporation into the liquid alloy droplet will cause the alloy to increase the saturation ratio of Ge in the originally 100% Au nanoparticle. It is illustrative to examine an isothermal line (at 800 °C) for this specific saturation of Ge into the Au nanoparticle as shown in Fig. 2.1b. It is thermodynamically allowed for the Ge incorporation to continue into the droplet along the horizontal isothermal line until one reaches the Ge atomic concentration rate which intersects the Ge liquidus line (blue). Beyond this concentration

of Ge, any further increase in Ge percentage in the liquid alloy is defined as supersaturation. Although the condition of supersaturation is not thermodynamically favored, it may exist in a state of unstable equilibrium due to the fact that the way to resolve this unfavored state, which is crystal nucleation, requires a certain energy input to initiate [8]. As time goes on and Ge continues to incorporate into the droplet, a critical supersaturation ratio is reached where the unstable equilibrium can no longer be maintained, and nucleation of the nanowire will occur (step II). Nucleation is defined here as the formation of a crystal phase.

Subsequent to the nanowire nucleation, further incorporation of the Ge species will cause nanowire elongation (i.e. axial growth, step III). It is explained that this additional supersaturation of Ge species causes additional Ge crystal precipitation (i.e. nanowire growth) as opposed to additional nucleation events due to the fact that less energy is needed for crystal growth as compared to additional nucleation events in the droplet.

Nanowire growth continues as long as a sufficient partial pressure of gaseous Ge material is present or the temperature is sufficient. As soon as these conditions cease, the alloy droplet expels the supersaturated portion of the Ge via the nanowire growth mechanism and the liquid alloy droplet will be left at an eutectic alloy concentration.

# 2.2 Important Aspects related to VLS Nanowire Growth

#### 2.2.1 Nanoparticle Catalysts

The choice of metal catalyst for VLS growth plays a critical role. As previously mentioned, the metal catalyst must be able to form an eutectic liquid alloy with the certain nanowire growth species. Moreover, the solid solubility of the catalyst in the final single-crystalline material must be low so as to minimize crystal defects. For instance,

Au is commonly used to catalyze Si nanowire VLS growth, and the maximum solid solubility of Au in Si is just  $\sim 2x10^{-4}$  at.% at 1280 °C [12], making it an appropriate choice.

Another important consideration is whether the metal catalyst can alternatively perform nanowire growth via the vapor-solid-solid (VSS) process. VSS growth proceeds similarly to the VLS process, a catalytic metal nanoparticle acts as a growth site for a nanowire single-crystal. Unlike the VLS process, VSS growth proceeds with the metalrich catalyst particle remaining in a solid state throughout the entire growth process [13]. One notable feature of the VSS process is that it can take place far below the eutectic temperature of the catalyst and crystal material alloy. For instance, Si nanowire growth with Cu catalysts has been demonstrated via the VSS mechanism at ~400 °C while the eutectic temperature of the system is ~800 °C [13]. Moreover, the VSS nanowire growth typically proceeds 10-100x slower as compared to VLS growth under comparable conditions [14]. Both VLS and VSS growth have been observed occurring at the same time in a single growth chamber [8]; therefore in order to maintain good control over nanowire growth it necessary to properly control and choose the appropriate growth mechanism. Au is often chosen as the alloy for VLS growth due to the fact that it possesses a low eutectic temperature in most alloys that it forms, suppressing the likelihood of VSS growth.

The density and morphology of the metal nanoparticles are a critical determinate of nanowire growth. Since VLS grown nanowires roughly take on the diameter of the metal catalyst nanoparticle, the presence of a wide distribution of nanoparticle sizes will produce nanowires possessing the same large size distribution [15]. To mitigate these

effects, the most popular method of placing metal catalysts on a substrate is the dispersion of metal liquid colloids (i.e. colloidal Au). These liquid colloids consist of metal nanoparticles stabilized in a liquid suspension [9]. As seen in Fig. 2.2, the nanowires produced using such nanoparticles are of a very uniform diameter. Clumping of the deposited nanoparticles on the substrate must be avoided, however, in order to ensure that the nanoparticle catalysts do not combine together under the high temperatures of VLS growth. Since the nanoparticles become liquid alloys under VLS growth, in such conditions they may readily combine with other physically adjacent nanoparticles. The appropriate choice of nanoparticle density is known to reduce the chance of this occurring.





Fig. 2.3 Annealed 2 nm thick Au thin film

Reprinted with permission from [11]. Copyright 2001, American Institute of Physics.

Another widely used method for creating metal nanoparticles is through the annealing of metal thin films. These metal thin films are typically deposited in thicknesses of ~1 nm to ~100 nm. The metal thin film may be annealed at appropriate temperatures (i.e. ~500 °C for Au thin films [11], Fig. 2.3) to cause the film to ball up into separate islands of metal with a non-uniform size distribution [16]. It is clearly noted in Fig. 2.3, that there are nanoparticles of a large diameter (greater than 100 nm) on the substrate. After

carrying out Ge nanowire growth, the authors measured the diameters of the synthesized nanowires in the range of 20-180 nm.

#### 2.2.2 Nanoscale Eutectic Temperature



 ${\bf Fig.~2.4~Theoretical~Calculations~of~the~Nanoscale~Eutectic~temperature~for~the~Au-Ge~system}$ 

Adapted with permission from [17]. Copyright 2007 American Chemical Society.

For nanoscale systems (i.e. metal nanoparticles or thin films), it has been widely noted that an alloy's eutectic temperature is typically suppressed [18] from the well-known bulk values. This effect contributes to the reduction of the minimal temperature necessary for nanowire VLS growth. For instance, as displayed in Fig. 2.4, the eutectic temperature of 10 nm diameter Au nanoparticles in the presence of Ge species experiences a much lower eutectic temperature (~300 °C) as compared to the bulk system (~360 °C). In addition to the eutectic temperature lowering due to size-related effects, the supersaturation of the alloy droplets with high Ge concentration during VLS growth is also hypothesized to keep the Ge/Au alloy in the liquid state even further below the bulk eutectic temperature [8, 17], allowing for Ge nanowire VLS growth at temperatures as low as ~260 °C.

### 2.2.3 Nucleation of Nanoparticles

Although ideally in VLS growth there should be a 100% nucleation rate of each catalyst nanoparticle to initiate the growth of an individual nanowire, this does not always happen under practical conditions. As displayed in Fig. 2.5, it is possible for a single metal catalyst nanoparticle to either: (a) not nucleate nanowire growth at all, (b) nucleate a single nanowire growth, or (c) nucleate multiple nanowire growth fronts. The most important factors that were found to determine these effects were the growth temperature and the partial pressure of the reactants [10]. Under higher growth temperatures and higher partial pressures of the growth reactants, more nucleation events occurred.




Fig. 2.5 Nucleation (or lack thereof) of nanoparticle catalysts SEM images of Ge nanowire growth under different conditions (only temperature is varied). a) less than 100% nucleation of Ge nanowires, b) one-to-one nucleation of Ge nanowires from Au nanoparticle catalysts, c) multiple nanowire growths from Au catalyst sites. Scale bar is 5  $\mu$ m for a and b and 1  $\mu$ m for c. Reproduced with permission from [10, 19]. Copyright Wiley-VCH Verlag GmbH & Co. KGaA.

#### 2.2.4 Nanowire Sidewall Deposition

In the idealized VLS nanowire growth mechanism, deposition of material on the grown nanowire sidewalls is assumed not to occur. However, under certain conditions this may in fact take place, leading to the growth of tapered nanowires (Fig. 2.6).

Tapered nanowires feature a wide base and narrow top (the end where axial growth ceases). This morphology is due to the fact that sidewall deposition is typically homogenous and occurs at a uniform rate on a nanowire; thus, the oldest grown segments of the nanowire experience the most deposition and the newly grown sections of a

nanowire will experience the least amount of total sidewall deposition.




Fig. 2.6 A tapered nanowire.


TEM image of the growth of a tapered Ge nanowire. From left to right, is an image of the same Ge nanowire as the growth proceeds. Adapted from [8]. Reprinted with permission from AAAS.

Various strategies for reducing or eliminating sidewall deposition have been demonstrated. Two parameters known to play a large role in uncatalyzed deposition are growth temperature and the partial pressures of reactants. Increasing either parameter will increase the amount of thermal decomposition of material species on grown nanowires and the substrate itself [10]. To carry out proper nanowire growth, these two parameters must be properly adjusted to address the two important needs of: (1) high yield nanowire nucleation, and (2) the prevention of sidewall deposition.

Ge nanowire growth provides a good example of the rational choice of the growth temperature in order to address these two simultaneous needs. It has been established that Ge nanowires grown from GeH<sub>4</sub> are particularly susceptible to uncatalyzed sidewall deposition if grown near the bulk eutectic temperatures on Ge and Au (~360 °C) [17]. A successful method to achieve both high nucleation rates and uniform nanowire diameters is through the use of a two-step growth process as displayed in Fig. 2.7. A higher temperature is used initially in the VLS growth process in order to cause the nucleation of a large percentage of the alloy nanopaticle droplets. Then, once high yield nucleation is

achieved, the temperature is ramped down to a lower level to prevent sidewall deposition while simultaneously providing sufficient nanowire axial elongation growth rates.

Another strategy involves the use of an appropriate carrier gas to functionalize the grown nanowire surfaces with the correct functionalization group which prevents sidewall deposition. This was demonstrated with the use of H<sub>2</sub> as a carrier gas in order to H- terminate silicon nanowires during VLS growth [20]. Additionally, the use of local substrate heaters (as opposed to hot-wall chambers) has been shown to reduce the amount of unwanted thermal decomposition of CVD reactants and thus reduce nanowire sidewall deposition [20].




**Fig. 2.7 Ge Nanowire Growth Scheme**Two temperature VLS growth process where first high yield nanowire nucleation is achieved at a high temperature, followed by axial elongation and no sidewall deposition at a lower temperature. Reprinted with permission from [21]. Copyright 2004, American Institute of Physics.

#### 2.2.5 Nanowire Growth Rates

Another essential parameter for nanowire growth is the rate of axial elongation of the nanowire. Depending on deposition conditions, this rate can be drastically altered. For instance, the CVD reactant Si<sub>2</sub>H<sub>6</sub> was found to produce nanowires at growth rates over 100x as great as compared to SiH<sub>4</sub> [22]. It was reasoned that Si<sub>2</sub>H<sub>6</sub> more readily decomposes as compared to SiH<sub>4</sub>. Besides the choice of reactant species, other

parameters which play a critical role are the temperature and partial pressure of the reactance species [23]. Increasing either of these parameters will also increase the nanowire growth rate.

Specifically, it has been shown that the amount of supersaturation of the crystal growth material in the liquid alloy nanoparticle is directly influenced by the partial pressure of the gaseous reactants. This amount of supersaturation is what directly effects nanowire growth rates. Thus, it has been observed that typically a higher partial pressure of the reactants leads to higher growth rates [24]. This can be most dramatically seen in Fig. 2.8, where nanowire growth can be repeatedly stopped and restarted by simply purging and reflowing gaseous reactants into the growth chamber. Completely purging the chamber lowers the amount of supersaturation of the alloy droplet causing growth to cease. When reactants are again flowed in, high supersaturation levels are restored in the droplet, and a new nucleation event occurs, followed by the continuation of nanowire growth. The evidence of these additional nucleation steps can be evidently seen in the kinks (abrupt ends) of the nanowire.




**Fig. 2.8** The Stoppage and Resumption of Nanowire Growth

a) Schematic of a cyclical method to stop and restart nanowire growth. During nanowire growth (1), reactants may be purged from the growth chamber, ceasing growth (2). Growth may be restarted by flowing in reactants again (3). b) SEM image of a kinked Si nanowire. Scale bar is 1 μm. Reprinted by permission from Macmillan Publishers Ltd: Nature [24] copyright 2009.

#### 2.2.6 Nanowire Heterostructures

Another benefit that the bottom-up growth of nanowires provides is that different materials may be incorporated into a single nanowire in a heterogeneous configuration during growth. A schematic of the possible configurations of the heterogeneous nanowire material structure is shown in Fig. 2.9. The base case (starting point) to heterogeneous nanowire growth is the VLS growth of a single material nanowire (Fig. 2.9a). The VLS growth process has already been extensively covered earlier in this chapter. By modifying the reactant gases during VLS growth, axial or radial material nanowire heterostructures may be obtained. An axial heterostructure (Fig. 2.9b), where the material varies along the long axis of the nanowire, can be achieved by varying reactants during the axial elongation phase of VLS growth.

Radial heterostructures (Fig. 2.9c), where the material composition varies symmetrically along the radial cross-section of a nanowire, are synthesized by performing sidewall (i.e. homogeneous) deposition of a new material after axial elongation of the nanowire is ceased. A two-material radial heterostructure, as depicted in Fig. 2.9c, is typically termed a core-shell nanowire, where the core comprises of the starting nanowire material, and the shell is made up of the later, homogeneously deposited exterior material. The limit to the amount of shells capable of being deposited is in theory unlimited, but the practical limit is determined by the specific material system being deposited.



**Fig. 2.9 Nanowire Heterostructure Configurations**Description given in text. Arrow denotes preferential site for reactant adsorption. Reprinted with permission from [25]. Copyright 2003, Materials Research Society.

## 2.3 Nanowire Growth Setups

#### 2.3.1 CVD Nanowire Growth

One of the most common setups used to carry out the VLS growth of nanowires is in a low-pressure CVD, i.e. LPCVD, apparatus (Fig. 2.10). Typically, the setup comprises of a two-ended quartz tube placed in a ceramic-encased resistive element furnace. One end of the tube (the inlet side) is hooked up to mass flow controllers (MFCs) which regulate the input flow of compressed process gases. Besides the main process gas (i.e. SiH<sub>4</sub> or GeH<sub>4</sub>), there may be also be dopant gases or dilutant gases (i.e. H<sub>2</sub> or Ar) fed into the growth chamber. The other end of the tube (outlet side) is hooked up to a vacuum pump via an adjustable vacuum throttle valve. The nanowire growth substrates are placed in the center of the tube furnace where temperature uniformity is the highest.

The nanowire growth is typically run at low to medium vacuum (~1 to 760 torr) and this is controlled by properly adjusting the inlet flow of the gases as well as the strength of the vacuum pump via its throttle valve connection to the outlet of the tube. Similar to conventional LPCVD systems, the major reason for low-pressure depositions is to increase uniformity across the deposition substrates [26]. Additionally it is important to

be able to adjust the process pressures for VLS nanowire growth, since these parameters directly affect all aspects of nanowire growth (as detailed earlier).




Fig. 2.10 CVD Setup for Ge Nanowire Growth
Reprinted by permission from Macmillan Publishers Ltd: Nature Protocols [15] copyright 2004.


## 2.3.2 Vapor-Transport Metal Oxide Nanowire Growth

An alternative method for nanowire growth via the VLS method relies upon the vapor transport of evaporated source materials from a solid source (typically in powder form). This method is schematically similar to the CVD growth method outlined earlier, with the one difference being that the source materials are supplied via thermal evaporation rather than compressed gas sources. A typical setup for this process is depicted in Fig. 2.11. As before with CVD systems, the setup comprises of a two-ended quartz tube placed in a ceramic-encased resistive element furnace. One end of the tube (the inlet side) is hooked up to mass flow controllers (MFCs) which regulate the input flow the compressed carrier/process gases. The other end of the tube (outlet/exhaust side) is hooked up either to an exhaust or a vacuum pump depending on whether atmospheric pressure or vacuum is desired. Inside the quartz tube is first placed the source material and then downstream

is placed the growth substrate.

Regardless of the process pressure of the tube (either atmospheric or vacuum), a carrier gas is supplied at the inlet end of the tube via a MFC in order to direct the transport of the evaporated source species to the downstream growth substrate. This carrier gas is typically either Ar or  $N_2$ ; the carrier gas species and flow rate are important parameters for nanowire growth [27].

Near the middle of the tube lies the source material. During process, this area of the furnace is heated up to a high temperature so as to create a partial pressure of the species by thermal evaporation. This partial pressure is determined by the evaporation rate and vapor pressure (for a certain temperature) of the source material. Downstream of the source material is placed the growth substrate. The growth substrate is typically heated either to the same temperature or a lower one as compared to the source material (depending on process requirements). Additionally, the distance between the source material and growth substrate is an important parameter which affects the amount of material species that reach the growth substrate.



**Fig. 2.11 Vapor-Transport Apparatus for Nanowire Growth** Reprinted from [2] with permission from Elsevier.

The previously described vapor transport growth using evaporated source materials method can grow a wide variety of nanowires, including even Si or Ge [11] nanowires, however its use in the growth of metal oxide nanowires will be explored in detail. Metal oxide semiconductor nanowires; such as SnO<sub>2</sub>, ZnO, or In<sub>2</sub>O<sub>3</sub>; are a class of materials that readily lend themselves to be grown by the vapor transport growth method. In order to synthesize oxide nanowires with this method, two options are available: either the semiconductor oxide material may be evaporated directly (i.e. SnO<sub>2</sub>, ZnO, or In<sub>2</sub>O<sub>3</sub> powder), or a pure metal powder (i.e. Sn, Zn, or In) may be evaporated in the presence of  $O_2$  in the growth tube. The gaseous  $O_2$  may be supplied either via a MFC after pumping out residual atmospheric O<sub>2</sub> from the process tube; or instead, trace amounts of atmospheric O<sub>2</sub> that either leak into the tube or which are residual quantities may be utilized. This amount of  $O_2$  is a critical parameter of nanowire growth, it not only influences the volatility of the source material (due to competitive oxidation of the metallic atoms) but also influences the yield, morphology, and growth rate of the nanowires.

# 2.4 Metal Oxide Nanowire Vapor-Phase Growth

Metal oxide nanowires (i.e. SnO<sub>2</sub>, ZnO, or In<sub>2</sub>O<sub>3</sub>) may be grown using vapor-phase, metal catalyzed methods which are widely assumed to be similar to the previously detailed VLS method for Si and Ge nanowires. However, the exact growth mechanism of metal oxide nanowires is still under much debate in the literature. The main uncertainty lies in discerning the role of the metal catalyst during growth. The following four separate theories on metal oxide nanowire growth will be presented: (1) VLS growth, (2) VSS growth, (3) self-catalytic VLS growth, and (4) VS growth.

#### 2.4.1 VLS Growth of Metal Oxide Nanowires

The theorized VLS growth process for a ZnO nanowire will now be described. ZnO is chosen arbitrarily for this discussion, the process is applicable to any metal oxide nanowire. It is proposed that the VLS growth proceeds from a binary alloy droplet of the vapor phase Zn material and the chosen catalyst (i.e. Au). Upon sufficient supersaturation of the droplet, Zn precipitates from the droplet at the liquid-solid interface of the droplet and the ZnO nanowire. Oxygen is claimed not to be present in the alloy droplet (experimental data is cited in [28]), and the makeup of the Zn/Au alloy droplet is hypothesized to follow Wagner's original VLS theory of a binary eutectic alloy droplet. Gaseous oxygen atoms are next presumed to diffuse towards the Zn metal interfacial region (but not through the Au-Zn droplet bulk) and then carry out the oxidation of the Zn atoms into ZnO and thus elongate the nanowire [28-30].

It is important to note that the authors derived the above theory from experimental ZnO nanowire growth that took place near the melting temperature of Zn (~420 °C) [29, 31]. This theory however does not properly explain (seemingly-VLS) ZnO nanowire growth at temperatures far above Zn's melting temperature, i.e NW growth has been demonstrated at ~800 °C [32]. At such high temperatures, any precipitated Zn metal would quickly reliquefy which invalidates the previous model. A less widely cited proposal may explain such high temperature growths. It hypothesizes that oxygen diffuses into the alloy droplet during growth, causing supersaturation of the metal oxide inside the droplet, thus bringing about precipitation of the metal oxide and nanowire growth [33]. Moreover, the self-catalytic nanowire growth process may also play a role and will be covered in this chapter.




Fig. 2.12 Model for Metal Oxide Nanowire VLS growth

a) a proposed model for the VLS growth of a ZnO nanowire. The vapor phase Zn atoms are presumed to form an alloy with the Au catalyst nanoparticle. Nanowire growth proceeds via the precipitation of Zn from the droplet which then forms ZnO by oxidation by oxygen atoms present in the chamber. Reprinted from [34] with permission from Elsevier. b) a more detailed schematic of this model. Oxidative species (i.e. CO/CO2 in this figure) oxidize the precipitating Zn atoms at the liquid-solid interface of the catalytic droplet and growing nanowire. Reprinted from [28] with permission from Elsevier.

In addition to ZnO, Au-catalyzed VLS growth has been used to grow many other metal oxide nanowires, including SnO<sub>2</sub> and In<sub>2</sub>O<sub>3</sub> nanowires [35].

#### 2.4.2 VSS Growth of Metal Oxide Nanowires

An alternative explanation for metal nanoparticle catalyzed ZnO nanowire growth relies upon the vapor-solid-solid (VSS) growth mechanism. It is important to note that this theory was derived from experimental measurements on ZnO nanowire growths that were conducted at ~850 °C and does consistently explain growth at this high temperature [36]. The basis for their theory is attributed to XRD measurements taken on a ZnO nanowire forest after growth which reveal that no Zn was present in the Au catalyst nanoparticle tips. This finding leads the authors to suggest that VSS growth occurred rather than the more widely cited VLS method. The authors propose that the growth does not proceed via a supersaturation-nucleation process, but rather that the Au nanoparticles act as preferential adsorption sites for Zn species which then are incorporated in the growing ZnO nanowire by surface diffusion along the Au nanoparticle.

#### 2.4.3 Self-Catalytic Growth of Metal Oxide Nanowires

In the previous two methods, a separate catalyst metal (i.e. Au) was used in order to catalyze the growth of metal oxide nanowires. An alternative approach to metal oxide nanowire growth instead relies upon the self-catalytic NW growth properties of the metal species of metal oxide nanowires. For instance, it has been shown that ZnO nanowires have been selectively grown from Zn isolated metal islands without the use of any additional metal catalyst by simple oxidation annealing [37-38]. Since in both references, the reaction takes place above the melting point of Zn (~500 °C), it is hypothesized that Zn liquid originating on the Zn islands act as a catalyst to ZnO nanowire growth [39].

The vapor-phase growth of ZnO nanowires has been demonstrated on completely bare surfaces (i.e. SiO<sub>2</sub> or alumina) by the thermal evaporation of either Zn metal in the presence of O<sub>2</sub> or ZnO powder [34, 40]. Moreover, a similar synthesis has also been demonstrated with SnO<sub>2</sub> nanowires [41-42]. The mechanism for such nanowire growth is explained by two hypotheses: either self-catalytic VLS or vapor-solid (VS) growth. For both methods, source materials are evaporated at high temperature (usually in a tube furnace) into a vapor state and transported via carrier gas.

In self-catalytic VLS growth, the vapor phase species reaches the deposition substrate while still in the high temperature zone, and proceeds to coalesce onto the growth substrates to form liquid droplets. In particular, a requirement for self-catalytic VLS growth is that the deposition substrate temperature be above the melting point of the metal species to allow for liquid droplet formation. An example of this growth process for a SnO<sub>x</sub> nanobelt is shown in Fig. 2.13. One theory proposed to explain the self-catalytic growth process is that liquid metal droplets are formed which then catalyze nanowire growth as a result of the supersaturation of metal oxide in the droplet [43]. An

alternative theory surmises that instead of metal oxide supersaturation in the droplet, gaseous oxygen reacts at the surface of the droplet (not in the bulk of droplet) to form the metal oxide nanowire [37]. Importantly, Au-catalyzed VLS growth and self-catalytic VLS growth may proceed simultaneously. Branched SnO<sub>2</sub> nanowires have been grown from Au catalysts due to the self-catalysis of branched nanowire formation from adsorbed Sn droplets on the nanowire surface [33].




Fig. 2.13 Model for Self-Catalytic VLS growth of a  $SnO_x$  Nanobelt ) Sn droplet formation via the coagulation of vapor Sn atoms, b) nucleation of the  $SnO_x$  nanobelt after the Sn droplet becomes supersaturated with  $SnO_x$ , c) axial elongation of the nanobelt via precipitation of supersaturated  $SnO_x$ , similar to the VLS mechanism. Adapted with permission from [43]. Copyright 2006 American Chemical Society.

#### 2.4.4 Vapor-Solid Growth of Metal Oxide Nanowires

An alternative hypothesis to the self-catalytic formation of metal oxide nanowires is the VS growth process, whereby metal oxide vapor directly deposits onto the growth substrate in solid form. As a distinction to the VLS process, there is no intermediate liquid phase present. Crystal nucleation occurs directly as vapor metal oxide species condense (and solidify) onto a growth substrate. Nanowire growth proceeds due to the fact the nanowire growth front presents a thermodynamically favorable place for additional vapor phase species to solidify. Notably, the VS process is able to cohesively explain the self-catalytic growth of metal oxide [44] and even metal [45] nanowires on

deposition substrates held at temperatures lower than the melting point of the metal species. Furthermore, the VS process has also been deduced to operate at temperatures above the metal melting point [46] due to the fact that metal oxides typically possess melting temperatures greater than the metal element itself. A disadvantage of the VS process is that it is difficult to control the morphology of the grown nanowires (i.e. diameter) since no separate metal catalyst is required.

#### 2.4.5 Experimental Results for Vapor-Transport Growth of SnO<sub>2</sub> Nanowires

#### 2.4.5.1 Diameter-Controlled Vapor-Liquid-Solid SnO<sub>2</sub> NW Growth

The diameter-controlled growth of vapor-liquid-solid grown SnO<sub>2</sub> nanowires will be detailed in this section. Although such growth was only demonstrated in a small area (< 1 mm<sup>2</sup>) on a growth substrate which was not sufficient for device fabrication purposes, the demonstration does illustrate that such growths are in principle feasible. As described in section 2.4.1, nanoparticle-nucleated vapor-liquid-solid growth of nanowires is observable only under certain proper conditions, i.e. certain gaseous precursor vapor pressures and appropriate growth temperatures. At improper conditions, VLS nanowire growth will not be observed, but rather other material depositions will occur such as homogeneous material deposition which will be detailed in section 2.4.5.2.

#### Experimental Conditions

We were able to achieve a sufficient control over the deposition parameters and in turn VLS SnO<sub>2</sub> nanowire growth by utilizing the growth setup shown in Fig. 2.14. Growth was carried out in a single-zone horizontal tube furnace with tube inner diameter of 2 1/8 inches and length of 40 inches. The temperature ramp rates were fixed at 10 °C/min. A

Sn powder precursor, procured from Sigma Aldrich, 99.8% pure, was used as the Sn precursor source and was placed in the center of an alumina ceramic boat, the dimensions of the boat and weight of the Sn powder are described in Fig. 2.14.

The nanowires were grown on a Si substrate ( $7x1 \text{ cm}^2$ ) in which Au nanoparticles were deposited onto. Au nanoparticles colloidal solutions were procured from Ted Pella and diluted to a concentration of  $\sim 10^{10}$  particles/mL. Poly-I lysine functionalization of the Si surface was utilized in order to promote Au nanoparticle adhesion. The obtained nanoparticle deposition density was in the range of 1-5 nanoparticles /  $\mu m^2$ . 20 nm diameter Au nanoparticles were used for the growth process described in this section.

As shown in Fig. 2.14, the growth substrates were placed directly on top of the Sn powder source and let to lie flat on the top of the ceramic boat. The growth substrates were placed such that their nanoparticle-functionalized surfaces were orientated downwards closest to the Sn powder source. By only using a small amount of Sn powder (0.1 g) confined to a 1 cm long region in the center of the 10 cm long ceramic boat, a Sn vapor gradient was able to be produced during the high-temperature growth conditions. Specifically, during the growth process the Sn vapor pressure was highest in the volume of space contained by the ceramic boat directly closest to the Sn powder precursor. This Sn vapor pressure then monotonically decreased in the ceramic boat in a proportion that was directly related to the distance away from the center of the boat where the Sn powder precursor was situated.

The growth process proceeded as follows. The ceramic boat with Sn powder and with the Si growth substrate situated on top of the boat was placed in the center of the tube furnace. An Ar gas flow, acting as the carrier gas, of 0.7 SCFH was made to flow

through the tube using metered flows and at atmospheric pressure. The tube was allowed to heat up to 900 °C and was held there for 25 min. After this time elapsed, the furnace was opened and the ceramic boat was pulled out from the center of the furnace using a stainless steel rod while the furnace was still at the process temperature and let to cool at the end of the ceramic tube.

### Results

Following growth, SEM imaging of the growth substrate at an area situated 1.5 cm downstream from the center of the growth substrate showed diameter-controlled VLS SnO<sub>2</sub> nanowire growth (Fig. 2.15). The images show ~30 nm diameter SnO<sub>2</sub> nanowires growing from 20 nm Au gold nanoparticles, see Fig. 2.15c. It can be clearly seen that nanowire growth only occurred via a nanoparticle nucleated mechanism since nanowire growth occurred at commensurate densities as the Au nanoparticle deposition densities, i.e. the growth substrate is bare of deposition in areas where there is no nanoparticle present. In addition, a spherical Au nanoparticle was observed at the end of each asgrown nanowire which is a common characteristic of the nanoparticle nucleated VLS nanowire growth process. Although there are clearly some nanowires present in the SEM images that possess a diameter larger than 20-30 nm, this may be explained by clumping of the Au nanoparticles during nanoparticle deposition.

Self-catalytic VLS SnO<sub>2</sub> nanowire growth was also observed in areas on the growth substrate that were situated closer to the Sn powder source (< 1.5 cm away). Experimental descriptions of such self-catalytic growths will be described in the next section, but observance of such growth can be described by the higher Sn vapor

concentration in the closer regions and in turn the greater amount of Sn condensation on the growth substrate.





Fig. 2.14 Schematic for VLS grown SnO<sub>2</sub> NWs (not drawn to scale) a) Side view of the growth setup for achieving the VLS growth of SnO<sub>2</sub> NWs. A gradient of Sn vapor pressure is created (high to low) between the center of the ceramic boat and the boat edges. b) top view.



**Fig. 2.15 SEM Images of Diameter-Controlled VLS Grown SnO<sub>2</sub> NWs**a) As-grown SnO<sub>2</sub> nanowires on a Si substrate from 20 nm diameter Au nanoparticles. b) higher magnification image. c) Zoomed in image of an individual SnO<sub>2</sub> NW, clearly showing the Au nanoparticle at its tip.

## 2.4.5.2 Self-Catalytic VLS grown SnO<sub>2</sub> Nanowires

As opposed to the nanoparticle-nucleated SnO<sub>2</sub> nanowires described in the last section, the self-catalytic, Sn-catalyzed, growth of SnO<sub>2</sub> nanowires will now be detailed.

### Experimental Conditions

Details for the nanowire growth to be discussed in this section are closely similar to those conditions described in 2.4.5.1. All details for the nanowire growth procedure can be assumed to be the same as in that section unless otherwise noted. The growth setup is pictured in Fig. 2.16, please note that the amount of Sn powder precursor and distance of the growth substrates is different than in section 2.4.5.1. In particular, the amount of Sn powder precursor is larger, 2.5 g vs 0.1 g, and the 3 growth substrates (each 1x1 cm<sup>2</sup> in areal dimensions) are placed directly above this powder source. The effective result of these differences in the setup is to ensure a high and relatively constant Sn vapor pressure during nanowire growth. The practical result for this setup as will be detailed is to cause

a relatively large amount of Sn vapor condensation on the growth substrates (as compared to the section 2.4.5.1) and as a result a large amount of self-catalytic  $SnO_2$  nanowire growth.

Two separate growth runs were conducted with the setup pictured in Fig. 2.16: run A was performed at a process temperature of 900 °C for 10 min and run B was conducted at 900 °C for 25 min.

#### Results

SEM images of the growth substrates were taken after the separate growth runs, A and B, were conducted. Fig. 2.17 (parts a and b) depict the growth results for run A (process conducted at 900°C for 10 min). SnO<sub>x</sub> microstructures can be discerned on the growth substrate which can be assumed to be a result of uncatalyzed, homogeneous deposition of SnO<sub>x</sub> materials. Although Au nanoparticles were utilized on the growth substrate, these SnO<sub>x</sub> microstructures are observed in areas where there is visually no Au nanoparticles present on the growth substrate. Careful imaging of the substrate can discern a few SnO<sub>2</sub> nanowires growing from certain microstructures on the surface. Close-up imaging of these nanowires, Fig. 2.17b, reveals that a spherical Au nanoparticle is not present on the nanowire tip. The lack of a presence of such a spherical nanoparticle leads one to conclude that self-catalytic VLS growth of the SnO<sub>2</sub> nanowire occurred. As discussed in section 2.4.3, such growth occurs when a liquid Sn droplet carries out the catalyzation of nanowire growth. It can be assumed that after cool down following nanowire growth that the Sn droplet is incorporated into the SnO<sub>2</sub> nanowire body and is unable to be discerned by SEM imaging. Such a result is consistent with publications cited in section 2.4.3.

The imaging results for growth run B (process conducted at 900°C for 25 min) is shown in Fig. 2.17 (parts c and d). Growth run B differs from run A only by a longer process duration time. The images reveal that a large amount of self-catalyzed SnO<sub>2</sub> nanowires are present on the growth substrate following the growth process. It is important to note that such features as: branching of the nanowires, lack of presence of a nanoparticle catalyst at the nanowires' tips, and lack of a tight nanowire diameter control lead one to conclude that self-catalytic VLS SnO<sub>2</sub> nanowire growth occurred. It is apparent from comparing growth runs A and B, that the presence of large SnO<sub>x</sub> microstructures on the growth substrates effectively acted as the originating source of growth for voluminous forests of branching and self-catalyzed VLS grown SnO<sub>2</sub> nanowires.

A histogram of the measured SnO<sub>2</sub> nanowire diameters from a similar growth run (see Fig. 2.18) show that there is a large variance of the nanowire diameters which contrasts with the diameter control which is a typical feature of nanoparticle-nucleated VLS nanowire growth. The nanowire diameters were measured by SEM and were chosen at random. Self-catalyzed growth is also suggested by presence of nanowire growth on the walls of alumina ceramic boats used during these two growth processes.




Fig. 2.16 Schematic for self-catalytic VLS grown SnO<sub>2</sub> NWs (not drawn to scale) a) Side view of the growth setup for achieving the self-catalytic VLS growth of SnO<sub>2</sub> NWs. A relatively high Sn vapor pressure is produced for all three nanowire growth substrates along nearly the entire ceramic boat length. b) top view.




Fig. 2.17 SEM Images of Self-Catalytic VLS grown SnO<sub>2</sub> Nanowires

a) SEM image of nanowire growth conducted for 10 min at 900 °C. b) zoomed in image of part a. Inset, shows image of a  $SnO_2$  nanowire with no spherical nanoparticle apparent at its end. c) SEM image of nanowire growth conducted for 25 min at 900 °C. d) Zoomed in image of part c. Inset shows  $SnO_2$  nanowire with no spherical nanoparticle at its growth end.




Fig. 2.18 Histogram of Self-Catalytic Grown SnO<sub>2</sub> Nanowire Diameters

Nanowire Diameter distribution of 111 measured SnO<sub>2</sub> nanowires grown via the self-catalytic VLS process.

# 2.5 Summary

In this chapter, a theoretical overview of the vapor transport growth of nanowires was presented. Two closely related processes, the vapor-liquid-solid (VLS) and the self-catalyzed VLS growth methods, were examined in the greatest detail. The key feature of such VLS-based growth methods are that they are able to achieve the growth of single-crystalline nanowires comprising a wide range of growth materials.

In order to examine their role in the growth of a type of nanowire of interest in this thesis work, both of these processes were demonstrated for the purpose of growing  $SnO_2$  nanowires. Utilizing a nanoparticle-nucleated VLS process, the diameter-controlled growth of  $\sim 30$  nm diameter  $SnO_2$  nanowires was presented. Moreover, large volume, self-catalyzed VLS growth of  $SnO_2$  nanowires was demonstrated using a growth condition consisting of a higher Sn vapor concentration. The nanowires synthesized by

this method were shown to consist of branched nanowires with a lesser degree of diameter consistency.

## Chapter 3

### Nanowire-based Transistors Overview

### 3.1 Nanowire-based FET Overview

The electrical characteristics of a nanowire-based field-effect transistor (NW-FET) will now be discussed. The term field-effect transistor denotes a three-terminal device where the transverse electric-field imparted by the gate electrode controls the resistance of a semiconductor channel between the source and drain terminals. A diagram of a back-gated, single nanowire FET is shown in Fig. 3.2, where the source and drain metal electrodes of the device lay on top of the nanowire. Although geared towards NW-FETs, the following discussion also applies to thin-film transistors (TFTs) with a few substitutions in the analysis.

It is important to note that the NW-FET structure possesses some differences as compared to the widely studied MOSFET (metal oxide semiconductor) devices. In a NW-FET, the source and drain regions (which are in contact with the channel) are comprised of metal electrodes. This differs from the MOSFET case, where the source and drain regions are made up of degenerately doped semiconductor. This leads to the possibility of ambipolar conduction as shown in Fig. 3.1 which is not present in MOSFETs. Ambipolar behavior in FETs is defined as both n- and p-type conduction in a single device at the appropriate gate bias conditions. To simplify the discussion in this section, only the typical case of majority carrier conduction will be considered in the




Fig. 3.1 Field-Effect Operation of a NW-FET

Schematic of the effect of a transverse electric field (arising from a gate voltage) on the conduction and valence bands of an intrinsically p-type NW-FET, (a) strong p-type conduction is observed when  $V_{gs} < 0 \text{ V}$ . (b) p-type conduction (due to hole injection from the source metal electrode) occurs when  $V_{gs} = 0 \text{ V}$ . (c) at a bias such that  $V_{gs} > 0 \text{ V}$ , sufficient band bending occurs in the nanowire to favor electron injection from the drain electrode and thereby n-type conduction.

#### NW-FET under examination.

An additional property of NW-FETs to consider is that generally the nanowire is uniformly doped along its axial length. This contrasts with modern-day MOSFETs which typically feature varying dopant profiles along the channel in order to improve performance. A uniform doping level of the nanowire will be assumed in this discussion.

Another major difference is the device geometry, whereas a MOSFET is a planar device, the channel of an NW-FET can be approximated as a cylinder. As will be discussed later, capacitance estimates of the NW-FET structure must consider this difference.

To analyze an NW-FET, a model for carrier conduction in the NW channel must first be considered. The term  $Q_{ch}(x)$  will be used to represent the amount (magnitude) of


carrier charge at a certain location, x, of the NW channel. Since an NW-FET is a field-effect device, a transverse electric field emanating from the gate electrode will be used to modulate the carrier concentration in the NW channel. Specifically, the applied electric field from the gate causes a change in the position and shape of the conduction and valence bands of the NW as shown in Fig. 3.1. Such band bending can modulate regions of the nanowire channel into depletion and/or accumulation of carriers and this concept is the basis for the operation of the NW-FET.

Two different approaches will be examined for modeling NW-FET operation: a JFET-like approach where the nanowire region is treated as a bulk volume of charge, and a MOSFET-like approach where the nanowire channel is treated as a thin sheet of charge. In the following discussion pertaining to these two approaches, an n-doped nanowire will be assumed.

## 3.1.1 JFET approach to analysis of NW-FET Operation

Although a NW-FET is typically treated using MOSFET equations, a careful examination of the NW-FET structure shows that there is a major difference: the NW can conduct current via both a MOSFET-like surface channel and a JFET-like bulk channel. It will be shown that this is particularly relevant near the on-off transition when  $V_{\rm GS}$  is low so that the accumulation surface charge is not formed.

A three-dimensional (3-D) model will be used to examine NW-FET operation where the channel will be approximated as a 3-D rectangular volume. Fig. 3.2 displays a schematic of a cross-sectional view of this model. Let the channel geometry of the NW-FET be represented by the following variables: a is the height of the 2-D cross-section of the nanowire, L is the length of the channel region, and Z is the width of the channel.



**Fig. 3.2 Diagram of a Bottom-Gated Nanowire-based FET using JFET assumptions** Two-dimensional diagram of an NW-FET, the shaded portion of the nanowire is in depletion mode, and the unshaded portion is at flat-band. L represents the distance between the source and drain contacts.

The following analysis proceeds similarly to the theoretical approach proposed by Edwards and Marr (1973) in their work on depletion-mode MOSFETs [47]. Device operation can be viewed in an analogous manner to the Junction FET (JFET): the purpose of the gate in a JFET is to control the width of the depletion region (shaded area) and thereby control the amount of charge in the channel. As will be derived later, the amount of current conducted by the device is directly proportional to this amount of channel charge.

To begin the analysis, the first goal is to find an expression for W(x), which represents the width of the depletion region at a certain point. An expression for the gate voltage can be written as:

$$V_{GS} = V_{FB} + V_i(x) + V_s(x) + V(x)$$
 Eq. 3.1

where  $V_{FB}$  is defined as the voltage necessary to be applied to the gate such that the FET reaches the flat-band condition throughout its entirety when  $V_{DS} = 0$  V.  $V_i(x)$  is the voltage drop across the insulator,  $V_s(x)$  is the voltage drop in the depletion region, and V(x) is the potential at the edge of the depletion region.

An expression for  $V_i(x)$  can be written by relating the total charge per unit area in the semiconductor  $(Q_s)$  to the gate capacitance of the device  $(C_{ox})$ , when the device is biased in depletion mode.

$$V_i(x) = \frac{-Q_s(x)}{C_{ox}} = \frac{-Q_d(x)}{C_{ox}}$$
 Eq. 3.2

The above equation assumes that the semiconductor region is exclusively biased for depletion and neglects the presence of an inversion or accumulation charge. The analysis of charge conduction in these situations will be conducted later.

 $Q_d(x)$ , the depletion charge per unit area, can be found from simple geometry from the depletion width,  $W_d$ .

$$Q_d(x) = qN_dW_d(x)$$
 Eq. 3.3

where N<sub>d</sub> is the uniform doping concentration of the NW.

Next, an expression for  $V_s(x)$  can be found by utilizing the depletion approximation, which relates  $W_d(x)$  and  $V_s(x)$ . The use of the depletion approximation along the entire channel is valid under the gradual channel approximation, i.e. the variation of the transverse electric field in the device is much greater than the variation in the longitudinal field. This assumption holds true for long channel lengths.

$$V_s(x) = \frac{-qN_d(W_d(x))^2}{2\varepsilon_{rs}\varepsilon_0}$$
 Eq. 3.4

where  $\epsilon_{\text{rs}}$  is the relative dielectric constant of the semiconductor.

Next, Eq. 3.2, Eq. 3.3, and Eq. 3.4 may be substituted into Eq. 3.1:

$$\frac{-qN_{d}(W_{d}(x))^{2}}{2\varepsilon_{rs}\varepsilon_{0}} - \frac{qN_{d}W_{d}(x)}{C_{ox}} + V_{FB} - V_{GS} + V(x) = 0$$
 Eq. 3.5

The above equation may be solved using the quadratic equation to find the following

expression for  $W_d(V(x))$  which is applicable when  $V_{GS}$  -  $V(x) \le V_{FB}$ :

$$W_d(V(x)) = \sqrt{\frac{2\varepsilon_{rs}\varepsilon_0}{qN_d}(V_{FB} - V_{GS} + V(x)) + \left(\frac{\varepsilon_{rs}\varepsilon_0}{C_{ox}}\right)^2} - \frac{\varepsilon_{rs}\varepsilon_0}{C_{ox}}$$

A differential equation may next be written relating the current through the channel to the carrier density when the device is operated in depletion  $(V_{GS} - V(x) \le V_{FB})$ :

$$I_{DS}dx = qZ\mu N_d \left[ a - W(V(x)) \right] dV$$
 Eq. 3.6

Integrating the above equation along the entire channel length leads to the following expression for  $I_{DS}$  for the condition  $V_{GS} < V_{FB}$  and  $V_{DS} > 0$ .

$$I_{DS} = q\mu \frac{Z}{L} \left[ aV_{DS}N_d + k_1V_{DS} - k_2 \left[ \left( V_0 + V_{FB} - V_{GS} + V_{DS} \right)^{3/2} - \left( V_0 + V_{FB} - V_{GS} \right)^{3/2} \right] \right]$$
 Eq. 3.7

where,

$$k_1 = \frac{N_d \varepsilon_{rs} \varepsilon_0}{C_{ox}} \quad , \quad k_2 = \frac{2}{3} N_d \sqrt{\frac{2 \varepsilon_{rs} \varepsilon_0}{q N_d}} \quad , \qquad V_0 = \frac{q N_d \varepsilon_{rs} \varepsilon_0}{2 C_{ox}^2}$$

Please note that the above equation is only valid for  $V_{DS}$  -  $V_{GS}$  <  $V_p$  where  $V_p$  is defined as the condition when  $W_d(V_p)$  = a. It represents the bias condition when the mobile charges are completely depleted at the drain end and is termed the pinch-off voltage. For a certain  $V_{GS}$ , increasing  $V_{DS}$  beyond the pinch-off condition results in saturation of  $I_{DS}$ . Further discussion of this (bulk channel) pinch-off effect will be continued in the next subsection. Also note that the last two quantities possess a  $V_{GS}^{3/2}$  dependence which is characteristic of JFET devices.

Besides depletion of the channel, another case occurs when  $V_{GS}$  -  $V(x) > V_{FB}$  along the entire channel length. Due to this biasing, the channel is no longer depleted anywhere and accumulation of carriers occurs near the insulator-semiconductor interface. This situation arises when the device is biased with  $V_{GS}$  -  $V_{DS}$  >  $V_{FB}$ . The device

configuration in this mode resembles a MOSFET, where there is a thin sheet of charge near the interface which provides conduction between the source and drain. The bulk of the nanowire also contributes to the current conduction, since it is not depleted in this case. The formula for  $I_{DS}$  under these conditions is given as follows, and the justification will be provided in the next subsection.

$$I_{DS} = \frac{Z}{L} \mu \left[ aN_d V_{DS} q + C_{ox} \left[ (V_{GS} - V_{FB}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right] \right],$$
 Eq. 3.8

where  $V_{GS} - V_{DS} > V_{FB}$ 




Fig. 3.3 NW-FET in Depletion and Accumulation

Two-dimensional diagram of an NW-FET, the shaded portion of the nanowire is in depletion mode, a portion of the semiconductor-insulator region is in accumulation, and the unshaded portion is at flat-band. L represents the distance between the source and drain contacts.

A final situation can occur in the device when a portion of the channel near the drain is in depletion and a region near the source is in accumulation (Fig. 3.3). This occurs for bias conditions, such that  $V_{DS} + V_{FB} > V_{GS} > V_{FB}$ . The specific point  $(x_t)$  along the channel-insulator interface where the semiconductor changes from accumulation to depletion is given by  $x_t$ , such that  $V_{GS} - V(x_t) = V_{FB}$ . An expression for  $I_{DS}$  may be found in this bias condition by considering the total charge density in the nanowire as two

separate parts (the accumulated charge near the interface, and the bulk charge) and by performing separate integrations of these charges along the nanowire length. The total expression for  $I_{DS}$  may be obtained by adding these two current contributions together, and is given below.

$$I_{DS} = q\mu \frac{Z}{L} \begin{bmatrix} aN_d V_{DS} + \frac{C_{ox}}{2q} \left[ (V_{GS} - V_{FB})^2 \right] + k_1 (V_{DS} - V_{GS} + V_{FB}) \\ -k_2 \left[ (V_0 + V_{FB} - V_{GS} + V_{DS})^{3/2} - V_0^{3/2} \right] \end{bmatrix}$$

where  $V_{DS} + V_{FB} > V_{GS} > V_{FB}$ , and bulk channel pinch-off effects are still relevant due to bulk carrier depletion at the drain end of the channel.

### Relationship of JFET and MOSFET Approaches to Nanowire FET Modeling

It is interesting to examine under what device parameters the JFET-like model (where  $I_{DS}$  is proportional to  $V_{GS}^{3/2}$ ) is appropriate. From Eq. 3.5 and Eq. 3.6, we can discern that when the device has very thin insulators (i.e. high gate capacitances), the  $C_{ox}$  term in Eq. 3.5 can be neglected and the depletion charge term (JFET effect) dominates. Note that in this situation, the device structure approaches a MESFET-like case where the gate metal is in direct contact with the semiconductor. In the opposite limit as the insulator thickness increases, the  $W_d^2$  term in Eq. 3.5 can be neglected relative to the  $W_d$  term. This approximation leads to  $Q_s \propto W \propto V_{GS}$  and Eq. 3.7 results in the usual long-channel MOSFET equation for  $I_{DS}$  (Eq. 3.10). To view things conceptually, in this case of a large insulator thickness: the bulk charge in the nanowire can be approximated as a thin sheet of charge relative to the insulator thickness. This estimate lets one assume that the gate capacitance is negligibly affected by the modulation of the depletion region width in the nanowire. As a result, MOSFET-like equations may be used.

A rough estimate of the transition point between the appropriateness of these two models may now be examined. If we use the ratio of the  $W_d^2$  term and the  $C_{ox}$  term in Eq. 3.5 as the criteria for when the MOSFET model can safely be used, it leads to the condition  $\frac{W_d(x)C_{ox}}{2\varepsilon_{rs}\varepsilon_0}$  << 1. Taking into account  $W_d(x)$  < a, and  $\varepsilon_{rs}$  >3 $\varepsilon_{ox}$  for Si and SiO<sub>2</sub>,

this condition simplifies to a <<  $6t_{ox}$  which is typically satisfied unless a very thin oxide layer or thin high-k dielectrics are used. Although the MOSFET-style equations are typically a good estimate for the NW-FET characteristics, when the above condition is not satisfied they diverge from the more accurate JFET-like model at bias conditions when  $V_{GS} \approx \text{or} \leq V_{FB}$ . Such biases represent the turn-off condition for the device, i.e. when there is a low amount of accumulation sheet charge and large depletion regions present in the bulk. In such situations when  $C_{ox}$  is very high, the JFET-like model (Eq. 3.7) is the more appropriate model of the device at low  $V_{GS}$ , and it should be used for the extraction of device parameters such as mobility values under these conditions.

### 3.1.2 MOSFET approach to analysis of NW-FET Operation




Fig. 3.4 Diagram of a Bottom-Gated Nanowire-based FET using MOSFET assumptions

One-dimensional diagram of an NW-FET, where the nanowire is assumed to act as a sheet of charge. L represents the distance between the source and drain contacts.

Using the assumption that the NW behaves as a thin sheet of charge instead of as a bulk volume, a MOSFET style derivation of the NW-FET operation may be used. Another way of expressing this assumption is that the insulator capacitance is independent of gate voltage. In order to make the following analysis mirror that of the MOSFET, it will be assumed that this sheet of charge is due to accumulation of the carriers. The JFET model more appropriately addresses the effects of depletion of the channel, and it was covered in the previous section. In addition, a one-dimensional (1-D) channel region is assumed.

To begin, first it is necessary to define the threshold voltage,  $V_T$ , which represents the gate voltage necessary to induce a sufficient number of carriers in the channel to allow for current through the device. For  $V_{GS} < V_T$ , the n-type NW-FET is assumed to be fully depleted of carriers, and due to such there can be virtually no conduction between the source and drain electrodes. The condition  $V_{GS} < V_T$  is also called the Off state of the device, while the opposite state  $V_{GS} > V_T$  is termed the On state.  $V_T$  is typically determined empirically from experimental measurements for NW-FETs.

In the On mode of a NW-FET, it is possible to relate  $Q_{ch}(x)$  and  $V_{GS}$  with the following expression derived from the expression for charge storage in a capacitor  $(Q=C \cdot V)$ .

$$Q_{ch}(x) = -C_i(V_{GS} - V_T - V(x))dx$$
, s.t.  $V_{GS} \ge V_T + V_{ch}(x)$  Eq. 3.9

where,  $C_i$  represents the coupling capacitance per unit length between the gate electrode and the nanowire channel as determined by geometry and the insulating dielectric. Capacitance estimates of NW-FET geometry will be covered separately. Please note that the following analysis applies to TFTs if the term  $C_i$  is replaced with

 $C_{gs}$ •W, where  $C_{gs}$  is the gate capacitance per unit area and W is the width of the TFT channel region.

The above equation relies upon the approximation that all of the applied  $V_{GS}$  voltage above  $V_{GS}=V_T$  will fall across the insulator and that none of the potential will be dropped in the semiconductor region due to band bending of the semiconductor's conduction and valence bands near the semiconductor-insulator interface ( $\phi_S$ ). In the accumulation mode, this is a reasonable approximation since  $\phi_S$  varies logarithmically with  $V_{GS}$ ,  $\phi_S$  is said to be pinned (i.e. fixed) under these conditions [48].

Next, it is possible to write an equation for current ( $I_{DS}$ ) through the device by noting that the current in a FET is just the flux of the carriers moving by electric drift. The total current can be found by integration along the entire channel length, resulting in the following expression for  $I_{DS}$  for long channel devices.

$$I_{DS} = \frac{\mu C_i}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right], \text{ s.t. } V_{DS} \le V_{DS,sat}$$
 Eq. 3.10

which is the solution for  $I_{DS}$  in the case specified. In particular, this case is called the linear region of FET operation. There is one other possible mode of On mode operation when  $V_{DS} > V_{DS,sat}$ , and is known as the saturation regime. The FET drain current in the saturation regime can be modeled by the following square-law expression for long channel devices.

$$I_{DS,sat} = \frac{\mu C_i}{2L} (V_{GS} - V_T)^2$$
, when  $V_{DS} > V_{DS,sat}$ 

A more sophisticated expression for approximating  $I_{DS,sat}$  may be used for short-channel devices (where L < 5-10  $\mu$ m). At short channel lengths, the length of the depleted region of carriers near the drain is now significant compared to the total length L

of the device. Since, the approximation was made that any carrier that reaches this region is instantaneously swept to the drain, this depletion region causes a reduction in the length (L) of the NW-FET channel that the carriers must travel through. A channel length modulation parameter,  $\lambda$ , is introduced which is used to empirically model this channel shortening effect. The most important result of this effect is to introduce a monotonically increasing dependence of  $I_{DS,sat}$  on  $V_{DS}$ . Below is the approximation used in SPICE Level 1 [49]:

$$I_{DS} = I_{DS,sat} (1 + \lambda V_{DS})$$
, when  $V_{DS} > V_{DS,sat}$ 

At short channel lengths which are typical of nanoscale FETs, a multitude of physical factors, such as high-field effects or carrier scattering effects, will have a large effect on device performance. Empirical modeling is the most widely used method to predict device operation under such conditions, but is out of the scope of this discussion.

## 3.2 Schottky Contacts

### 3.2.1 Overview

A common feature of nanowire-based FETs is the presence of Schottky barriers (i.e. junctions) at the source and drain metal-semiconductor contacts. The existence of these Schottky contacts can have a major effect on the electrical characteristics of nanowire-based FETs [50-51] that the previously described FET model does not take into account.

The following discussion will describe the physics of Schottky junctions for metals in contact with n-type semiconductors. A similar approach may be used to explain metal and p-type semiconductor junctions. Fig. 3.5 displays the energy band diagram of a metal in contact with an n-type semiconductor. The two materials are chosen such that

47

 $\phi_m > \phi_s$ . When the two materials are brought together in equilibrium, their bands line up and band-bending occurs such that  $E_f$  is constant and the vacuum level has no step discontinuities. In the band diagram, it is evident that there are two potential barriers present that restrict electron flow:  $V_{bi}$  and  $\phi_B$ .  $V_{bi}$  restricts electron flow from the semiconductor to the metal, and the vice versa applies to  $\phi_B$ . A depletion region will form in the semiconductor and next to the interface, due to the band-bending.




Fig. 3.5 Equilibrium diagram of Schottky M-S junction
Adapted with permission from [52]. Copyright Wiley-VCH Verlag GmbH & Co. KGaA.


It is instructive to view the band diagram of the Schottky junction under an applied voltage (Fig. 3.6). In particular, note that the applied voltage can modulate the magnitude of the barrier to electron flow from the semiconductor to the metal. A positive  $V_a$  can reduce the barrier, and a negative  $V_a$  will increase it. Below is an analytical equation that exists for current flow in a Schottky junction which takes the effect of  $V_a$  into account. The equation is modeled on the thermionic emission of the carriers. Notice that the Schottky junction acts as a rectifier.

$$J = J_0 \left[ e^{qV_a/kT} - 1 \right],$$

$$J_0 = \frac{m^*}{m_0} A T^2 e^{-E_B(0)/kT} ,$$


where 
$$A = \frac{qm_0k^2}{2\pi^2\hbar^2}$$

and is known as Richardson's constant.



**Fig. 3.6 Effect of Bias on Schottky Junction**Adapted with permission from [52]. Copyright Wiley-VCH Verlag GmbH & Co. KGaA.

The other possible junction type between a metal and semiconductor is Ohmic. Assuming an n-type semiconductor, this occurs when  $\phi_m < \phi_s$ . In this situation, I-V curves of the device appear linear. The potential barrier is either nonexistent or small enough to be overcome by a small voltage [48]. Such a contact is sometimes termed a negative Schottky barrier, while rectifying junctions are deemed positive Schottky barriers.



**Fig. 3.7 Ohmic M-S Junction**Adapted with permission from [52]. Copyright Wiley-VCH Verlag GmbH & Co. KGaA.

The real world behavior of metal-semiconductor junctions however differs markedly from the previous theoretical treatment. For instance, the presence of surface states (charge states present at a semiconductor surface) in the semiconductor's bandgap often causes the pinning of the Fermi level to lie inside the semiconductor bandgap, regardless of the choice of metal for the junction. This pinning effect thereby forces the Schottky barrier height to a value that has little relationship to the work function of the metal. Due to this and other non-ideal effects, a practical method used to form Ohmic contacts is to heavily dope a thin volume of the semiconductor near the metal contact. The heavily doped region will ensure that any depletion region formed at the interface will be narrow enough to allow for the tunneling of carriers through the barrier at small voltages.

### 3.2.2 Effect on Nanowire-based FETs

Schottky barriers are typically present in nanowire-based FETs and they can specifically give rise to large contact resistances in series with the nanowire channel that drastically affect NW-FET performance [51]. Due to the large numbers of surface states in NW-FETs (previously discussed), nanowires are usually susceptible to Fermi level pinning and resultant Schottky barriers at the metal contacts.

One method that is used to reduce Schottky effects of nanowire FETs is the thermal annealing of the metal contacts. Thermal annealing is an often used process in planar FETs that reduces contact resistance by inducing the migration of metal atoms into the semiconductor in order to create a low-resistance (i.e. high carrier concentration) metal-semiconductor alloy near and around the contact interface [53]. This process has been shown to work in a similar manner in nanowire-based FETs. As an example, the use of annealed Ni contacts to fabricate a Si nanowire-based FET has been shown to dramatically improve the transistor characteristics [54]. High temperature annealing of the Ni contacts was used to form a NiSi alloy in the contact region of the nanowire which reduced Schottky effects and increased I<sub>ds</sub> currents, as shown in Fig. 3.8.

An additional method used to reduce Schottky contact effects on NW-FETs is by the proper adjustment of the doping level of the nanowire. Four-point probe test structures were fabricated to examine the FET characteristics of Si nanowires synthesized with two different n-doping levels, 500:1 and 4000:1. These ratios represent the Si:P gaseous precursor ratio. As can be noted in Fig. 3.9b, at high doping levels (500:1), the Schottky effect at the contacts was negligible to I<sub>ds</sub>-V<sub>ds</sub> measurements. However, in Fig. 3.9c, it can be seen that at moderate doping levels (4000:1); the presence of Schottky contacts seriously impairs current flow.

This reduction in current flow also serves to reduce the transconductance of the FET.

The expression that describes this reduction is given as follows:

$$g_{ex} = \frac{g_{in}}{1 + g_{in}R_S + (R_S + R_D)/R_{wire}}$$
 Eq. 3.12

where  $g_{ex}$  is the extrinsic (measured) transconductance of the NW-FET,  $g_{in}$  is the intrinsic (extracted) transconductance,  $R_s$  and  $R_d$  are the contact resistance of the source and drain (which can be determined if four-probe measurements), and  $R_{wire}$  is the resistance of the nanowire.




Fig. 3.8 Annealing Effect on NW-FET Performance I-Vg characteristics of a SiNW FET recorded for  $V_{sd}$ = +2 V before and after contact annealing; no annealing and  $T_2$ =250, 300, 350, 400, 450, and 500 °C with fixed  $T_1$ =200 °C. Reprinted with permission from [54]. Copyright 2007, American Institute of Physics.




Fig. 3.9 Effect of Doping Level on SiNW FET Contacts a) SEM image of a 4-contact SiNW device. b)  $I_{ds}$ - $V_{ds}$  curves of for two-probe (green) and four-probe (red) measurements. Doping ratio of Si NW is 500:1 (Si:P) c) Same as b, except doping ratio is 4000:1. d) Measured (blue) and intrinsic, corrected (red) mobility values. Adapted with permission from [55]. Copyright Wiley-VCH Verlag GmbH & Co. KGaA.

## 3.3 Transistor Analysis

## 3.3.1 NW-FET Gate Capacitance Estimation

For a NW-FET, the gate capacitance represents a measure of how much control the gate electrode can exert over the nanowire channel. Higher gate capacitances mean that gate coupling is more efficient leading to reductions in gate operating voltages and power savings in practical devices. Due to their non-planar geometry and other unique surface properties, the gate capacitance of NW-FETs can be challenging to predict.

In the most widely studied device geometry, the back-gated NW-FET (Fig. 3.2), the gate capacitance may be estimated by using the following formula [56]. Where h represents the thickness of the dielectric and d represents the diameter of the cylindrical nanowire.

$$\frac{C}{L} = C_i = \frac{2\pi\varepsilon_0\varepsilon_r}{\cosh^{-1}\left(\frac{2h+d}{d}\right)}$$
 Eq. 3.13

For geometries where  $h \gg d$ , the following numerical estimate is appropriate:

$$\frac{C}{L} = C_i = \frac{2\pi\varepsilon_0\varepsilon_r}{\ln\left(\frac{4h}{d}\right)} ,$$

The above formulas are widely used in electromagnetics to model the capacitance between a metallic cylinder on an infinite metal plate when the cylinder is embedded in a uniform dielectric. The conditions when this model is noted to serve as an appropriate estimate of  $C_i$  in an NW-FET are: when the NW possesses doping concentrations greater than  $10^{17}$  cm<sup>-3</sup>, and when the NW is much longer than the dielectric thicknesses - allowing one to neglect the fringing fields at the source and drain electrodes. In order to account for geometries where the NW is not embedded completely in dielectrics, and is

instead laying on a bare insulator surface, the average between the relative dielectric constant or the insulator and a vacuum may be taken for  $\epsilon_r$  in the formula. For instance, for geometries where a NW is laying on a bare SiO<sub>2</sub> gate insulator,  $\epsilon_r$  is typically taken to be  $(1+3.9)/2 \approx 2.5$ .

For back-gate geometries where the gate electrode is a flat plane, the cylinder on a plane model is a reasonable approximation for the gate capacitance. There are other device geometries, however, where analytical expressions for  $C_i$  do not exist, and finite element electromagnetic simulation is required. Two such situations that require simulation are: device geometries where the gate electrode is not a flat plane, but rather conformally surrounds either all or part of the nanowire; and very short channel lengths (< 1  $\mu$ m) where fringing electric fields around the source and drain are not negligible.

Another consideration for  $C_i$  estimates is that, owing to surface states and size effects, nanowires often possess a large depletion region near their surfaces which are electrically inactive [57]. The existence of a surface depletion region would reduce the predicted gate capacitance as compared to models which did not take this into account.

To elaborate, as a result of their large surface area to volume ratio, nanowires typically are greatly affected by surface effects. For instance, the interface state density ( $D_{it}$ ) between silicon nanowires and their native oxide has been found to be  $\sim 6 \times 10^{12} \text{ cm}^{-2} \text{eV}^{-1}$  which is greatly above the typical value of  $D_{it}$  for planar Si (100) surfaces and thermal SiO<sub>2</sub> which are in the range of  $10^{10} \text{ cm}^{-2} \text{eV}^{-1}$ . The presence of these surface states in conjunction with the dielectric mismatch of the nanowire with its surroundings has been shown to cause deactivation of dopant atoms near nanowire surfaces. Due to this occurrence, the electrically active radius of the nanowire that contributes to electric

conduction ( $r_{elec}$ ) is typically smaller than the physical radius of a nanowire ( $r_{phys}$ ), as seen in Fig. 3.10. Practically, this has been shown to cause up to a 50% reduction in conductivity for a 15 nm Si nanowire [58].




Fig. 3.10 Schematic of Dopant Depletion at Nanowire Surfaces

Top, Fermi level pinning at the interface due to surface states is illustrated. Bottom, a diagram of a NW showing how positive surface states attract negative charges from the n-type nanowire and cause donor depletion near the NW surface. Reprinted by permission from Macmillan Publishers Ltd: Nature Nanotechnology [58] copyright 2009.

### 3.3.2 FET Parameter Extraction

It is necessary to be able to extract standard figures of merit in order to analyze the performance of FET structures. The following section will give an overview of the procedure to extract these parameters from FET electrical characteristics.

## • field-effect mobility ( $\mu_{fe}$ )

Although the mobility  $(\mu)$  of carriers is an intrinsic material property of a semiconductor, such factors such as material growth properties, device geometry, impurity doping, etc. can seriously impact this value in real-world devices. The preferred method to determine the mobility of a particular semiconductor used as a channel material is through direct measurement or simulation of FET structures. The mobility value which specifically describes the FET operation is denoted as the field-effect

mobility ( $\mu_{fe}$ ). Please note that while other mobility measurement techniques exist, i.e. Hall measurements, the term  $\mu_{fe}$  applies specifically to the carrier mobility of semiconductor materials when utilized in particular field-effect device configurations.

The method to empirically determine  $\mu_{fe}$  relies upon  $I_{DS}$ - $V_{GS}$  measurements of a FET. From an  $I_{DS}$ - $V_{GS}$  measurement curve, it is possible to plot  $g_m$ , the transconductance, which is defined as:

$$g_m = \frac{dI_{DS}}{dV_{GS}}\bigg|_{V_{DS}}$$

An analytical expression for  $g_m$  in the linear region is found by taking the derivative of the appropriate expression for  $I_{DS}$  (Eq. 3.10):

$$g_m \cong \frac{\mu_{fe}C_i}{L}V_{DS}$$
 Eq. 3.14

Alternatively,  $g_m$  may be extracted in the saturation region by taking the derivative of Eq. 3.11:

$$g_{m,sat} \cong \frac{\mu_{fe,sat}C_i}{L}(V_{GS} - V_T)$$
 Eq. 3.15

In these two equations for  $g_m$ , the field-effect mobility may be empirically extracted for a FET device under test (DUT) if the channel geometry (L), gate capacitance ( $C_i$ ), and the  $I_{DS}$ - $V_{GS}$  data are known. The field-effect mobility may be extracted under two different  $I_{DS}$ - $V_{GS}$  measurement conditions. The low-field mobility ( $\mu_{fe}$ ) is determined for small  $V_{DS}$  biases in the linear regime of FET operation. This bias condition corresponds to a low longitudinal electric field in the device. Alternatively, the saturation mobility ( $\mu_{sat}$ ) is found when  $V_{DS} > V_{DS,sat}$  and the FET is operating in saturation mode.

### • subthreshold slope (S)

The subthreshold slope (S) is defined by the following expression which is applicable to  $I_{DS}$ - $V_{GS}$  measurements taken near and below  $V_{GS}$  =  $V_T$  of a FET:

$$S = \left(\frac{d(\log_{10} I_{DS})}{dV_{GS}}\right)^{-1}$$

S represents a measure of how fast a FET can switch off as a function of applied  $V_{GS}$ . Although a well-known theoretical treatment of S exists for MOSFETs, there is no general model to explain the physical contributions of S for NW-FETs. Two factors that effect S which are unique to NW-FETs and are not present for MOSFET devices are: the JFET-like operation of the bulk nanowire channel at low  $V_{GS}$ , and the presence of Schottky barriers at the contacts. The subthreshold slope is useful as an empirical parameter that may be extracted from electrical testing data.

### • four-point probe measurements

Due to Schottky contact effects, NW-FETs typically possess large contact resistances at the source and drain metal contacts which greatly influence  $I_{DS}$  behavior and which were not taken into account in the previous theoretical analysis. A schematic of these series parasitic resistances is shown in Fig. 3.11. For many NW-FETs, the contact resistances ( $R_S$  and  $R_D$ ) may be of the same magnitude as the channel resistance ( $R_{ch}$ ) even during On mode operation.

A specific test structure, the 4-probe measurement, is used to quantify  $R_S$  and  $R_D$  in order to discern the intrinsic operating properties of the NW-FET, as depicted in Fig. 3.12. The testing procedure proceeds by first measuring the two-probe resistance of the innermost wire section. The resistance values obtained from the 2-probe measurement

includes  $R_S$ ,  $R_D$ , and  $R_{ch}$ . Next, a four-probe measurement is performed where a known current is applied to the outermost electrodes while the voltage drop that appears across the innermost electrodes is recorded. This four-probe I-V measurement allows one to measure  $R_{ch}$  directly. Finally,  $R_S$  and  $R_D$  may be extracted by simple subtraction [55].




Fig. 3.11 NW-FET Model with Contact Resistances Included




Fig. 3.12 Four-Probe Test Structure

a) Two-probe measurements of a NW, includes contact resistance. b) four-probe measurement, contact resistance values may be extracted out of this measurement.

### 3.3.3 RF Characterization


• Theory

A theoretical model will now be presented to explain the AC (i.e. RF) performance of FETs. When a FET is operated under AC conditions, it is necessary to consider additional device properties which do not significantly affect DC operation. One such property is the presence of capacitances between the source, drain, and gate regions which arise from the physical geometry of the device. Since the capacitances negatively

affect the AC transistor performance, they are deemed parasitic. A schematic displaying the most important of these capacitances ( $C_{gs}$ ,  $C_{gd}$ ) is shown in Fig. 3.13a.

For ease of analysis under AC conditions, a transistor is usually treated as a two-port network. First of all, a port is defined as a pair of device terminals in which a current can be measured through, or a voltage can be applied across. A two-port device is simply a device in which there are two separate ports, one nominally for input and the other for output [59]. For the rest of the discussion, Port 1 will be called the input port and Port 2 will be deemed the output port. As an analytical aid, it is useful to model a two-port network as a linear system, where a 2x2 matrix may be used to relate current and voltages at the input and output together. The individual matrix elements are known as parameters.

The AC performance of a FET is typically quantified by examining how well the transistor can amplify small-amplitude AC signals (i.e. small-signals) applied to their



**Fig. 3.13** AC Models of a FET a) model of a NW-FET including parasitic capacitances. b) two-port common source configuration of a FET (DC biases are not shown). c) two-port, small-signal AC model of a FET in the common source configuration

gate terminal. The most common amplifier is the common source (CS) configuration as shown in Fig. 3.13b, where the transistor is assumed to be DC biased in the saturation region. The name for this amplifier is due to the fact that the source of the FET is shared as a terminal for both the input and output ports. In order to model the AC operational characteristics of the CS amplifier, a discrete, linear circuit model may be used. This is called a small-signal hybrid- $\pi$  model (Fig. 3.13c), and it includes the effect of parasitic capacitances (and resistances).

A commonly used metric to quantify a two-port amplifier's performance is the h<sub>21</sub> parameter. It represents the current gain of the amplifier with the output port short-circuited, and is thus known as the short-circuit current gain. Please note that this is an AC short-circuit and does not apply to DC signals. According to Fig. 3.13c, it is defined as:

$$h_{21} = \frac{I_o}{I_i}\bigg|_{v_{ds}=0}$$

It is useful to directly measure a transistor's  $h_{21}$  parameter against an AC input frequency sweep. A frequency of interest occurs at the point where the short-circuit current gain to decreases to 1. This frequency is known as the unity current gain cutoff frequency ( $f_T$ ). By performing circuit analysis on the model in Fig. 3.13c, one is able to solve for  $f_T$  [60]:

$$f_T = \frac{g_m}{2\pi \left(C_{gs} + C_{gd}\right)}$$
 Eq. 3.16

Another parameter of interest in RF testing is the Maximum Stable Gain (MSG), and it is defined as:

$$MSG = \frac{\left|S_{21}\right|}{\left|S_{12}\right|}$$
, if the device is stable (i.e. does not oscillate)

The frequency where the MSG decreases to 1 is known as the power gain cutoff frequency,  $f_{\text{max}}$ .

### Testing

In addition to the DC electrical characterization of a FET, it is also important to be able to test and model the RF (i.e. AC) electrical properties. For real-world RF testing, a slightly different device architecture is required for the NW-FET (Fig. 3.14) as compared to the previously discussed FET schematic (Fig. 3.2). This geometry is called the Ground-Signal-Ground (GSG) configuration (i.e. a two-finger gate FET design). The GSG transistor configuration consists of two gated channel regions which share a common drain electrode. The two channel regions are electrically connected in parallel in this structure. The purpose of the configuration is to allow for two-port S parameter testing of the FET. Specifically, the GSG configuration provides RF microstrip shielding of the high frequency electronic signals required for RF testing.

In order to carry out RF testing, a network analyzer is typically used. The analyzer is able to measure the S-parameters of a two-port amplifier under test. These S parameters may be converted, for instance, to parameters of interest such as  $h_{21}$  [61].




Fig. 3.14 Ground-Signal-Ground NW Device Structure

The labels S, D, and G correspond to the source, drain, and gate electrodes, respectively. The red horizontal lines represent the nanowires used as the channel in the device.

## 3.4 Summary

In this chapter, the analytical methods for describing the behavior of nanowire-based field-effect transistors (FETs) were presented. By carrying out a derivation of the analytical equations describing the bulk conduction and field-effect modulation of nanowire-based transistors, it was found that under most conditions the approximations and methods utilized in analyzing MOSFET devices may also be utilized to perform highly accurate analyses of nanowire-based devices.

In addition, the effect of Schottky contacts on nanowire-based FETs was described in light of the critical influence that their presence may have on device characteristics.

Lastly, methods to extract the FET parameters at both DC and RF frequency regimes and common device test structures such as 4-probe or GSG microwave FET structures were presented.

## Chapter 4

#### **Nanowire Transfer**

#### 4.1 Transfer Overview

There are a variety of approaches to achieving the transfer of nanowires from a growth substrate to a deposition substrate of interest [62]. The transfer approach that meets the requirements for and was studied in this work is the direct transfer of nanowires by mechanical shear force. Another name for this method is contact printing or dry transfer.

An overview of the contact printing nanowire transfer method will be presented. Although this discussion focuses on its particular usage in this thesis work; the method has been demonstrated on other nanostructures, like carbon nanotubes [63], or for high-throughput processes via roll-printing [64]. The approach relies upon the simultaneous application of two forces (van der Waals, and shear force) to carry out the uniaxial alignment and transfer of nanowires.

A step-by-step overview of the contact printing method will now be presented as pictured schematically in Fig. 4.1. The transfer sequence will be broken down into three steps: physical contact, application of shear force, and nanowire breakage. Before the discussion begins, it is important to describe the starting condition for the nanowires in any transfer process. After growth, synthesized nanowires are held onto their growth substrate via a mechanical anchor point at their initial growth site (see section 2.1).

1) First, the nanowire growth substrate and receiver substrate are placed in direct

physical contact. As pictured in Fig. 4.2, a weight is attached on top of the growth substrate in order to exert the proper downward force so as to cause a significant amount of nanowires to bend and come into direct contact with the deposition surface [65]. At this point, due to surface interactions and resultant van der Waals forces, the nanowires will adhere to the deposition surface while simultaneously still being anchored to the growth substrate. Although it is difficult to theoretically model the exact amount of force caused by the van der Waals adhesion between the nanowire and the deposition surface, it has been directly observed and measured in an in-situ SEM experiment for the case of a ZnO nanowire and a Si substrate [66]. Removal of the applied pressure in this step will generally result in very few NWs being transferred onto the receiver substrate.

Practically speaking, the strength of the NW anchor site on the growth substrate is stronger than the NW adhesion to the deposition substrate.

2) Next, a shear force is applied onto the growth substrate. As shown in Fig. 4.2, this can be accomplished by a moving micrometer that directly pushes against the weight, resulting in the lateral movement of the growth substrate which is attached to the bottom of the weight. A shear force is simply defined as the force resulting from the movement of one object in physical contact against another object. In this situation, the applied shear forces are between the nanowires and the deposition substrate and are in a direction parallel to the motion of the moving growth substrate. The applied shear force on the nanowires will cause them to uniaxially orient themselves in the direction of the shear force. Please note that in this step, the van der Waals and shear forces are acting on the nanowires simultaneously and in different directions, downwards and laterally, respectively. It is important to note that the orientation of the synthesized nanostructures

on the growth substrate is irrelevant, the shear forces in this step will force the alignment of the nanostructures into the applied direction.

3) Eventually, the competing shear and van der Waals forces will cause a critical amount of stress on the nanowire in a certain region, resulting in the physical breakage (i.e. fracture) of the nanowire and its detachment onto the target substrate surface.

Typically the fracture point occurs somewhere in the midsection of the nanowire; thereby resulting in transferred nanowires that are shorter than the original growth length.

After NW transfer, the growth substrate may be lifted off, resulting in a transferred nanowire 'film' on the surface of the receiver substrate (Fig. 4.1c). If the transfer conditions were optimal, the nanowire film coverage will nearly match the original contact area between the two substrates (Fig. 4.3a). Additionally, another consequence of one-to-one nanowire surface coverage is that sharp transitions between areas of high density nanowire coverage and bare areas may be obtained on the receiver substrate (Fig. 4.3b).

Subsequent to NW transfer, device isolation may be performed by selective nanowire removal (Fig. 4.1d,e). This may be achieved by photoresist patterning and nanowire removal either by sonication or etching. TFTs may then be fabricated on the device areas through conventional semiconductor processing.




Fig. 4.1 Nanowire Contact Printing and TFT fabrication

a) process starts by synthesizing nanowires on a separate growth substrate. b) the nanowire growth substrate is brought into contact with the desired receiver substrate, a uniaxial shear force is applied which causes nanowire transfer and alignment. c) after transfer, a uniaxially aligned 'film' of nanowires is obtained on the receiver substrate. Right, SEM image of transferred  $SnO_2$  nanowires on a  $SiO_2$  surface. d) patterning of a photoresist masking layer. e) sonication in a solvent solution is performed to detach nanowires, and then photoresist is removed by wet solvents. f) contact electrodes are formed by microelectronic fabrication techniques.




Fig. 4.2 Experimental Contact Printing Setup




Fig. 4.3 Images of Transferred Nanowires a) Optical image of a  $SiO_2/Si$  receiver substrate following NW transfer. b) 500x microscope image of the indicated area in a.

# **4.2** Contact Printing Optimization

For TFT applications, it is desired that a transferred nanowire film possess nanowires of sufficient length, orientation, and density so as to maximize the amount of nanowires that bridge the entire length of the channel region of the TFT. In order to optimize for these parameters, the effect of various deposition conditions will be detailed.

Generalized trends will be discussed, since the properties of the nanowire growth

substrate (i.e. density, diameter, type, and length of the NWs) will differ depending on the application.




Fig. 4.4 Effect of Pressure on Contact Printing a) SEM image of a  $SiO_2$  surface after contact printing of ~20 nm diameter core-shell Ge/Si nanowires with low pressure (~5 psi), 3  $\mu$ m scale bar, b) high pressure conditions (12 psi) with no lubricant, 5  $\mu$ m scale bar


The applied pressure during contact printing has a critical effect on the transfer of nanowires. Roughly speaking, low contact pressures lead to low-density nanowire transfer, while higher pressures tend to cause increased transferred nanowire densities. Fig. 4.4 displays images of these two regimes. An important consideration of note is that higher pressures also tend to break nanowires into shorter lengths. Excessive breakage (and a resultant higher tendency for misalignment) of nanowires has been observed to be a particular problem for nanowires of diameters less than 50 nm (Fig. 4.4b), and is presumed to be due to their weaker mechanical strength as compared to thicker nanowires. Moreover, at even higher pressures, the growth substrate may experience scratching due to abrasion from microscopic dust particles.

It is thought that the excessive breakage and misalignment of transferred nanowires is a result of an excess of friction arising from a combination of NW-NW and NW-receiver substrate interactions. A strategy to mitigate these effects is through the use of wet lubricants during transfer [67]. In general, the purpose of a lubricant is to act as a buffer medium in order to reduce the friction between two sliding surfaces. Through the proper use of a lubricant in NW contact printing, the aforementioned sources of excess friction may be reduced, resulting in longer and straighter transferred nanowires. An image of an optimized transfer of ~20 nm diameter nanowires is shown in Fig. 4.5b. . An overview of the optimal conditions found for nanowire transfer is given in Table 4.1.

**Table 4.1 Optimal Contact Printing Conditions** 

Type of NWs	<b>Applied Pressure</b>	<b>Distance Moved</b>	Speed	etc
~20 nm Ge/Si	10 psi	0.5 mm	0.3 mm/min	8:1 octane : heavy mineral oil lubricant
~50 nm SnO <sub>2</sub>	5 psi	0.5 mm	0.3 mm/min	No lubricant used.

The thickness of the lubricant layer must be properly controlled to achieve both high transfer densities and a reduction in friction. An excessively thick lubricant layer will cause low transfer densities, while a layer that is too thin will not provide the desired reduction in friction. The thickness of the lubrication layer may be adjusted by varying either the lubricant viscosity or applied transfer pressure. Either a lower viscosity lubricant or a higher transfer pressure results in a thinner lubrication layer [68].



**Fig. 4.5 Optimal Contact Printing Conditions for Nanowire Transfer** a) SEM image of ~50 nm diameter SnO<sub>2</sub> nanowires. b) ~20 nm diameter Ge/Si core-shell nanowires transferred with the aid of lubricant.

## 4.3 Gate Capacitance Considerations for Nanowire Arrays

Since the purpose of the transferred nanowire arrays in this work is to serve as the channel regions in fabricated TFTs, it is important to consider their effect on TFT electrical performance. In particular, the effect of the nanowire channel region on the transconductance of a NW-TFT will be examined. Intuitively, one could surmise that as the nanowire density in the TFT channel region increases, so would the current-carrying ability of the TFT and in turn its transconductance. Although this relationship is correct, it is not a linear one, and it depends crucially on understanding how the gate capacitance of the TFT varies with nanowire transfer density.

Here the term nanowire coverage denotes the ratio of the area covered by the transferred nanowires which bridge the source and drain electrodes as compared to that of the physical channel area of the TFT ( $W \times L$ ). In order to predict the effect of varying nanowire coverages on TFT performance, electrostatic simulations (Fig. 4.6) of a specific

NW-TFT device structure were performed. The simulations show that for NW-TFTs possessing NW coverage of greater than 25% and a 130 nm thick  $SiO_2$  gate dielectric, that the simulated value for the total gate-channel capacitance of the NW-TFT,  $C_{gs}$ , is in fact within 95% of the value estimated by using the parallel plate model. This result reveals that when nanowire coverage exceeds 25%, the nanowire arrays are able to achieve a capacitive coupling between the gate electrode and NW channel that is at least 95% as much as it is for a conventional TFT device. This result can be appreciated by examining the E-field profile of the simulated NW-TFT in Fig. 4.6a. Note that the E-field strength near the gate electrode is close to 7.7 MV/m along the entire width of the channel, i.e. the same E-field magnitude as would be predicted for a conventional TFT with the same dielectric thickness. Since the TFT transconductance is directly related to  $C_{gs}$ , one can conclude that increasing the nanowire coverage above 25% will have little effect on the TFT performance.

The nonlinear relationship between NW-TFT performance and the NW coverage can be explained by looking at this problem from a different angle. It is instructive to let the transconductance in the linear regime for a NW-TFT composed of N parallel NWs to be defined as the sum of N individual NW devices:

$$g_m = N \frac{\mu_{fe} C_i}{L^2} V_{ds}$$
 Eq. 4.1

assuming the nanowires are identical. Here  $C_i$  corresponds to the effective gate capacitance for a single-nanowire.

Please also note the classical definition of a TFT's transconductance (in the linear regime), where  $C_{ox}$  is the capacitance as predicted by the parallel plate model:

$$g_m = \frac{W}{L} \mu_{fe} C_{ox} V_{ds}$$
 Eq. 4.2

By comparing Eq. 4.1 and Eq. 4.2, one is able to write a proportional relation, such that:

$$N \cdot C_i \sim W \cdot L \cdot C_{ox}$$
 Eq. 4.3

Thus one can notice that the fixed value of  $C_{ox}$  for a given TFT geometry places an upper bound on N×C<sub>i</sub> as N increases. Qualitatively, in the extreme case of very low NW coverage,  $C_i$  is determined by examining the capacitive contribution of each nanowire separately via the approximately correct cylinder-on-a-plane EM model (Fig. 4.7) and Eq. 3.13 so that the individual  $C_i$  value is large but N is small. As NW coverage increases, the field lines from the gate are shared by more nanowires so the effective coupling to each nanowire (hence  $C_i$ ) decreases. Above a certain nanowire coverage, the effects of increasing N and decreasing  $C_i$  almost completely cancel each other, and the transconductance of the NW-TFT device no longer improves with increased nanowire coverage.

This observation has important consequences in nanowire-based electronics, as it shows that nanowire arrays produced using less-than-optimal assembly techniques with relatively low coverage can still act effectively as thin-film devices. Fig. 4.6b shows the calculated gate capacitance  $C_{\rm gs}$  as a function of the nanowire coverage, at different oxide thickness conditions. For relatively thick gate dielectric thicknesses (blue squares) that can be readily produced with inexpensive, scalable techniques such as sputtering, a nanowire film with low surface coverage will electronically behave similarly to a complete planar single-crystalline thin-film of the same material and thickness as the

channel in TFT devices. The advantage of a higher coverage (denser) nanowire channel can only be accessed by using thinner gate dielectric or high-k materials to allow for the more effective capacitive coupling to the nanowire array (red diamonds, Fig. 4.6b).




Fig. 4.6 EM Simulations of a NW-TFT

a) Simulated electrostatic potential distribution of a cross-section a NW-TFT with  $t_{ox}$  = 130 nm,  $V_{app}$  = 1 V. b) Plot of the gate capacitance of the NW-TFT vs. the percentage of nanowire coverage in the channel region. The gate capacitance is normalized to the maximum possible capacitance when the nanowire coverage is 100% (i.e. a conventional TFT).




Fig. 4.7 E-M Simulations of a Low-Density NW-TFT

Simulated electrostatic potential distribution of a cross-section a NW-TFT with the following parameters: a gate insulator with  $\epsilon_r$ =8 and a 25 nm thickness, a nanowire channel consisting of 25 nm diameter NWs at a coverage of 2.5%, and  $V_{app}$  = 1 V. The normalized total NW-TFT gate capacitance is 9.6% as compared to the continuous thin-film case.

## 4.4 Summary

In this chapter, an overview of the nanowire transfer method known as contact printing was presented. Under optimal deposition conditions, the method is capable of producing aligned transfers of uniaxially orientated nanowires at lateral densities as high as one nanowire per ~1-2 microns. Moreover, by appropriately varying the deposition parameters (i.e. applied shear force), a variation in the deposited nanowire densities may be achieved. With the aim of producing the highest density and well-aligned nanowire transfers, the optimal deposition conditions for nanowires examined in this thesis (SnO<sub>2</sub> and Ge/Si core/shell) nanowires were detailed.

Lastly, in order to examine the applicability of such transferred nanowires to electronic applications, the electrostatic capacitive simulation of a thin-film transistor (TFT) based upon an array of contact printed, aligned nanowires was performed. In particular, by examining the effect of lateral nanowire density on TFT performance, it was shown that nanowire-based transistors fabricated utilizing nanowire densities lesser than the perfect case of 100% close-packed can still achieve performance levels very near to the close-packed case for common TFT gate geometries.

### Chapter 5

## **Single Nanowire Device Characterization**

## 5.1 SnO<sub>2</sub> Nanowire FET Devices

Prior to the fabrication of multiple nanowire-based TFTs, the performance of individual SnO<sub>2</sub> nanowire-based transistors was measured. SnO<sub>2</sub> nanowires were examined in this work due to their low growth cost, high optical transmittance (for transparent applications), and their proclivity to forming Ohmic contacts with either metallic or transparent conducting oxide (TCO) electrodes. Although there are many reports in the literature on ZnO [57] and Si [55] nanowire-based FETs, for instance; the electrical characterization of SnO<sub>2</sub> nanowires has not been exhaustively explored.

In this research, single-crystalline SnO<sub>2</sub> nanowires were grown using the vapor transport synthesis method that was previously detailed for metal oxide nanowires. In previous studies of SnO<sub>2</sub> nanowire or nanobelt structures, intentional doping was not achieved and the carriers (electrons) were provided by deviation from stoichiometry (i.e. due to the formation of oxygen vacancies) or unintentional doping by (uncontrolled) impurities in the growth facility [69-71]. The undoped nanowire samples typically exhibit low carrier concentration and are sensitive to ambient parameters. These properties, while useful for environmental sensor devices [69], are undesirable in high-performance transistor device applications. In this work, a reliable in-situ and intentional doping process was utilized which was shown to dramatically affect the nanowires'

electrical properties in a controlled fashion. For instance, degenerately Sb-doped SnO<sub>2</sub> nanowires were demonstrated to produce nanowire samples with resistivities as low as the best Sb-doped SnO<sub>2</sub> thin films. In this section (5.1), lightly Ta-doped SnO<sub>2</sub> nanowires, which are appropriate for transistor applications, were characterized as the channel material in nanowire field-effect (FET) and thin-film transistor (TFT) devices.

#### 5.1.1 Defect-induced Carriers in Metal Oxide Semiconductors

### 5.1.1.1 Effect of Oxygen Vacancies on Carrier Levels

Oxygen vacancies have long been assumed to play a major role in the commonly observed presence of a significant amount of n-type carriers in many deposited metal oxide semiconductors; such as ZnO, In<sub>2</sub>O<sub>3</sub>, and SnO<sub>2</sub> [72]. In this subsection, the effect of oxygen vacancies on carrier concentration levels will be explained using the Kröger-Vink notation [73]. This notation is commonly used to describe the charge and positional states of atoms and defects in ionic crystals. In this notation, superscript x, •, and ' represents a neutral, positive, or negative charge state, respectively. A double superscript, such as " may be used to represent a doubly negatively charged species. The subscript position is used to denote the positional location of the species in the crystal; possible sites are either atomic or interstitial. The term 'V' represents an atomic vacancy.

By analyzing the equilibrium equation for the formation of oxygen vacancies in a metal oxide, one can discover how such oxygen vacancies can act as doubly ionized electron donors:

$$O_O^x \Leftrightarrow \frac{1}{2}O_2(g) + 2e' + V_O^{\bullet \bullet}$$
 Eq. 5.1

As can be seen from the above equation, the formation of an oxygen vacancy has

76

the effect of donating two free electrons. Physically, one can visualize the creation of an oxygen vacancy in a metal oxide by noting that oxygen takes on a 2- charge state when in an ionic bond in a metal oxide crystal lattice. In order to leave the lattice (as a neutral diatomic gas), it must give up the 2- charge that it took on while situated in the crystal lattice.

The physical creation of these unintentional oxygen vacancies is commonly believed to occur during the metal oxide semiconductor growth. Moreover, environmental effects may affect the concentration of oxygen vacancies in the semiconductor post-growth.

Please note that for purposes of thoroughness, many other alternate theories have been proposed to explain the unintentional presence of n-type carriers. For instance, in the case of ZnO, both interstitial hydrogen [74] and interstitial Zn [75] have been proposed as alternative origins for the unintentional n-type doping behavior. These alternate theories however will not be examined in this thesis.

### 5.1.1.2 Extrinsic Doping by Impurity Atoms

Due to the incomplete understanding and controllability of the previously discussed carrier introduction in metal oxide semiconductors due to the presence of oxygen vacancies, the intentional doping of such semiconductors has been explored as an alternative route for achieving conductivity control. The intentional doping method to be explored in this thesis is the usage of extrinisic impurity atoms to act as substitutional dopants at metal cation sites.

A wide variety of metallic atoms have been observed to behave as substitutional cationic dopants in a diverse array of metal oxide semiconductors, such as SnO<sub>2</sub>, ZnO,

and In<sub>2</sub>O<sub>3</sub>. In this section, the effect of Ta and Sb as substitutional dopants at the cation sites in SnO<sub>2</sub> nanowires will be examined. According to literature reports, Ta and Sb have both been determined to act as substitutional impurity donor atoms at Sn sites in SnO<sub>2</sub> thin films [76-77]. The basis for the usage of such extrinsic atoms as substitutional impurities for Sn has been explored due to the closely sized ionic radii of the three species: Sn<sup>4+</sup> (0.069 nm), Sb<sup>5+</sup> (0.060 nm), and Ta<sup>5+</sup> (0.064 nm) [77]. Theoretically, it is believed that when incorporated into the crystal lattice, Ta<sup>5+</sup> and Sb<sup>5+</sup> replace the native Sn<sup>4+</sup> atoms. This substitution of a Ta or Sb atom in place of a Sn atom thus effectively causes the donation of a single free electron.

The exact mechanism of the electron donation requires the use of Kröger-Vink notation chemical equations to explain. The following equation describes the donor mechanism of Ta atoms in  $SnO_2$  and follows the analysis given in reference [78].

$$Ta_2O_5 \Leftrightarrow 2Ta_{Sn}^{\bullet} + 2e' + x \cdot O_O^x + \frac{5-x}{2} \cdot O_2(g)$$
  $x = 0 \text{ to } 5.$ 

The most important detail to note is that the incorporation of Ta atoms substitutionally at Sn sites causes an increase in the concentration of free electrons. Another consequence that Ta doping may have is to effect the concentration of oxygen vacancies by the production of filled O sites in the lattice as represented by the term  $x \cdot O_O^x$  in Eq. 5.2. However, this effect depends on growth and environmental conditions and the exact amount of filled oxygen vacancies due to Ta doping can vary (as represented by the variable x in Eq. 5.2).

A study on epitaxial grown and single-crystalline  $Sn_{1-x}Ta_xO_2$  films by PLD from mixtures of pure  $SnO_2$  and  $Ta_2O_5$  powders have been carried out which explores the topic

further [77]. It was shown that as the ratio, x, of Ta in the  $Sn_{1-x}Ta_xO_2$  films was increased, so did the resistivity of the films monotonically decrease. Degenerate doping levels of Ta in the  $SnO_2$  were able to be obtained. At a doping level of x=0.03, it was established by electrical (resistivity and Hall measurements) and temperature dependent measurements that over 90% of the dopants were activated and a resistivity of  $\sim$ 1.1 $\times$ 10<sup>-4</sup>  $\Omega$ •cm and carrier concentration of 7.6  $\times$  10<sup>20</sup> was achieved.

#### **5.1.2** Experimental Method and Results

The SnO<sub>2</sub> nanowires were synthesized on (100) Si substrates by a catalyst mediated self-catalytic vapor-liquid-solid (VLS) process as described in section 2.4.5.2 (modifications to the method described in this section are detailed below), in which the Ta and Sn source materials were provided by a vapor transport method. Briefly, high purity (99.99%) powders containing the source materials (Sn and Ta, 95:5 wt. ratio) were first mixed thoroughly and loaded in an alumina boat. (100) Si growth substrates were sputter-deposited with 5 nm of Au film serving as the catalysts in the VLS process, and were placed on top of the boat. The alumina boat was then loaded into an alumina tube positioned inside a horizontal tube furnace. During growth, the furnace was heated from room temperature to 900 °C at a rate of 20 °C/min under Ar flow (500 sccm) with a trace amount of oxygen. The growth time was 1 hour at 900 °C, followed by cool down to room temperature at a rate of 5 °C/min.

Fig. 5.1a shows a low-magnification scanning electron microscopy (SEM) image of the as-synthesized sample. The nanowires possess a mean lateral size of 55 nm and a length that is typically tens of microns long. Structural properties of the nanowires were further investigated with transmission electron microscopy (TEM) studies. Fig. 5.1b

shows a low-magnification TEM image of a single Ta-doped  $SnO_2$  nanowire with lateral size of 50 nm, illustrating a uniform lateral size without obvious tapering along the growth direction. The crystallography of the nanowires was studied by select area electron diffraction (SAED) (upper inset, Fig. 5.1b) and HRTEM imaging (lower inset, Fig. 5.1b). These results show that the  $SnO_2$  nanowires have a tetragonal rutile crystal structure (a = 0.47 nm, and c = 3.18 nm), which is consistent with their single-crystal structure. HRTEM studies also verify that each  $SnO_2$  nanowire is a perfect single-crystal with no visible dislocations and amorphous surface overcoating. The growth direction of the Ta-doped  $SnO_2$  nanowire shown in Fig. 5.1b was estimated to be [101] based on the analysis of the diffraction pattern.




Fig. 5.1 Images of as-grown  $SnO_2$  nanowires a) Zoomed out SEM image of the nanowire growth substrate displaying high-density growth, scale bar: 2  $\mu$ m. b) a low-magnification TEM image of a single  $SnO_2$  nanowire with the sectional size of about 40 nm. Top inset is the select area electron diffraction (SAED) pattern of the  $SnO_2$  nanowire, and bottom inset is a HRTEM image the  $SnO_2$  nanowire.

After growth, the nanowires were transferred to various substrates and a number of device structures were fabricated and tested. Unless noted otherwise, all electrical measurements were carried out in air at room temperature. Single-nanowire based field-effect transistors (FETs) with a standard back-gated structure were studied first to investigate the intrinsic electrical properties of the doped SnO<sub>2</sub> nanowires. The device

fabrication procedure involves removing the nanowires from the Si growth substrate by sonication in isopropyl alcohol, and nanowire deposition onto a degenerately doped n<sup>+</sup> silicon substrate capped with a 50 nm silicon dioxide (SiO<sub>2</sub>) layer by drop drying. Photolithography was then used to define pairs of source/drain electrodes to contact each nanowire, followed by the metal deposition of Ti/Au (10 nm/100 nm) by electron-beam evaporation to complete the device structure with the n<sup>+</sup> Si substrate serving as the back gate (Fig. 5.2a).




Fig. 5.2 Transfer characteristics of a back-gated Ta-doped SnO<sub>2</sub> nanowire FET a) Diagram of the device. b) Current (I<sub>ds</sub>) vs. Voltage (V<sub>gs</sub>) curve in log scale at Vds = 1V, S = 270 mV/dec. c) Current (I<sub>ds</sub>) vs. Voltage (V<sub>ds</sub>) curve with V<sub>gs</sub> = 6 V to -4 V in 2 V steps. d) Current (I<sub>ds</sub>) vs. Gate Voltage (V<sub>gs</sub>) curve at V<sub>ds</sub> = 1V,  $\mu_{fe}$  is estimated to be 121 cm<sup>2</sup>/(V·s). Inset, SEM image of the device, scale bar is 2  $\mu$ m.




Fig. 5.3 Extraction of Average Mobility Histogram of the extracted field-effect mobilities ( $\mu_{fe}$ ) for 75 SnO<sub>2</sub> NW FET devices, average mobility is be 156 cm<sup>2</sup>/(V·s).




Fig. 5.4 Electrical characterization of a typical undoped  $SnO_2$  nanowire device in air. The  $I_{ds}$ - $V_{ds}$  characteristics show a low current level and Schottky barrier behavior.  $V_{GS} = 3 \text{ V}$ , 1.5 V, 0 V, -1.5 V, and -3 V from bottom to top. Inset: SEM image of the device. Scale bar: 5  $\mu$ m.

The SnO<sub>2</sub> nanowire FET shown in Fig. 5.2 exhibited standard n-type transistor behavior, consistent with effective Ta-doping. The light doping of the SnO<sub>2</sub> nanowire also helps to reduce contact resistance, as evidenced by the apparent absence of Schottky behavior in the current-voltage (I<sub>ds</sub>-V<sub>ds</sub>) characteristics (Fig. 5.2c). In contrast, control experiments on SnO<sub>2</sub> nanowires grown without any extrinsic doping show pronounced Schottky behavior, consistent with earlier studies (Fig. 5.4) [69-70]. Please note that the

pronounced Schottky effects (i.e. contact resistance) make estimation of the concentration of carriers (due to oxygen vacancies) from electrical measurements difficult and will not be attempted.

The field-effect mobility of the device in Fig. 5.2 was estimated using the equation

$$g_m = \frac{\mu_{fe}C_i}{L}V_{ds}$$
 in the linear regime

Here  $g_m = dI_{ds}/dV_{gs}$  is the transconductance measured in the linear region, L = 4.95  $\mu$ m is the channel length of the nanowire device.  $C_i$  is the capacitance of the back gate per unit length and can be estimated by utilizing the cylinder on a plane model:

$$\frac{C}{L} = C_i = \frac{2\pi\varepsilon_0\varepsilon_r}{\cosh^{-1}\left(\frac{2h+d}{d}\right)}$$
 Eq. 5.3

where  $\epsilon_0$  is the vacuum dielectric constant, h (50 nm) is the thickness of the SiO<sub>2</sub> layer, and d (87 nm) is the lateral size of the nanowire,  $\epsilon_r$  is the relative dielectric constant and was chosen to be 2.5 - the average of air (1) and SiO<sub>2</sub> (3.9). The estimated capacitance value of 100 aF/ $\mu$ m also agrees well with results obtained from finite element simulations. The field-effect mobility of the device in Fig. 5.2 was estimated to be 120 cm<sup>2</sup>/(V·s) in the linear bias region. The maximum transconductance for this device in saturation was found to be 2.94  $\mu$ S at  $V_{ds}$  = 10 V. In Fig. 5.3 is a plot of the histogram of the extracted  $\mu_{fe}$  for 75 devices, with an average  $\mu_{fe}$  value of 156 cm<sup>2</sup>/V·s. These values are also consistent with those obtained in single-crystalline SnO<sub>2</sub> thin-films [79], and other metal-oxide nanowires [80].

Please note that the effect of contact resistance on the effective field-effect mobility of these devices was neglected in these studies. As a result, the extracted mobility values for the individual SnO<sub>2</sub> nanowire-based devices can be expected to provide a lower-

bound value for the intrinsic carrier mobility of the semiconductor material.

The carrier concentration (due mostly from extrinsic n-type doping) of the nanowire shown in Fig. 5.2 can be estimated from  $I_{ds}$ - $V_{ds}$  measurements at a certain gate bias,  $V_{gs}$ , using Eq. 5.4.

$$\rho = \frac{1}{q\mu_n n}$$
 Eq. 5.4

At  $V_{gs} = 6$  V, the nanowire in Fig. 5.2 possesses a resistivity ( $\rho$ ) of  $4.4 \times 10^{-2}$   $\Omega \cdot \text{cm}$  and in turn an n-type carrier concentration (n) of  $1.2 \times 10^{18}$  cm<sup>-3</sup>.

To demonstrate the potential of Ta-doped SnO<sub>2</sub> nanowires as transparent devices, the fabrication of nanowire transistors on glass substrates in which the back-gate, source and drain electrodes were replaced with transparent conducting Sn-doped In<sub>2</sub>O<sub>3</sub> (ITO) films (Fig. 5.5a). Briefly, an ITO film with thickness of c.a. 250 nm was first deposited on a glass substrate (Fisherbrand, 2.5 cm  $\times$  2.5 cm, 250  $\mu$ m thick) by pulsed laser deposition (PLD) at 400 °C, followed by the SiO<sub>2</sub> gate dielectric layer (75 nm thick) deposition via plasma enhanced chemical vapor deposition (PECVD). Single-nanowire transistor devices were then fabricated on the SiO<sub>2</sub>/ITO/glass substrate in the same fashion as the device in Fig. 5.2, except that the source/drain electrodes were replaced by 200 nm thick PLD deposited ITO films.

The devices on glass substrate show a transmittance of  $\sim 80\%$  in the visible light range of 380-800 nm. Significantly, no device degradation was observed on these transparent devices fabricated on glass substrates with transparent ITO electrodes. As seen in Fig. 5.5b, linear  $I_{ds}$ - $V_{ds}$  behavior was still observed at small bias, indicating Ohmic contacts with ITO S/D electrodes. Hard saturation was once again observed at high bias for the transparent FET, with a saturation transconductance  $g_m = 2.27~\mu S$  measured at  $V_{ds} = 10$ 

V. The on/off ratio and subthreshold slope S were inferred from Fig. 5.5c to be  $10^5$  and 312 mV/dec, respectively. The field-effect mobility,  $\mu_{fe}$ , was estimated to be  $176 \text{ cm}^2/\text{V} \cdot \text{s}$  in the linear region. These values are consistent with those obtained on devices fabricated on silicon substrates with Ti/Au S/D electrodes, and clearly demonstrate the potential of SnO<sub>2</sub> nanowires as the basis of fully transparent transistor devices.

The discrepancy between the threshold voltage  $(V_T)$  of the ITO and metal contacted devices is due to hysteretic effects during device measurement and will be discussed at length in section 6.3.




Fig. 5.5 Back-gated Ta-doped SnO<sub>2</sub> nanowire FET fabricated on glass with ITO contacts. a) schematic of the device. b) Current ( $I_{ds}$ ) vs. Voltage ( $V_{ds}$ ) curve with  $V_{gs}$  = 6 V to -8 V in 2 V steps. c) Current ( $I_{ds}$ ) vs. Gate Voltage ( $V_{gs}$ ) curve at  $V_{ds}$  = 0.1 V, S = 312 mV/dec,  $\mu_{fe}$  is estimated to be 176 cm²/( $V \cdot s$ ). d) SEM image of the device, scale bar is 2  $\mu$ m.

## **5.2** Degenerately Doped Metal Oxide Nanowires

In order to demonstrate the flexibility of the in-situ doping of vapor-solid grown metal

oxide nanowires, degenerately doped SnO<sub>2</sub> and In<sub>2</sub>O<sub>3</sub> nanowires were synthesized and characterized.

#### 5.2.1 Sb-doped SnO<sub>2</sub> Nanowires


First, the growth and characterization of single-crystalline, degenerately Sb-doped SnO<sub>2</sub> (TAO) nanowires will be discussed. To study the electrical properties of the TAO nanowires, devices composed of individual nanowires were prepared according to previously outlined methods for the fabrication of nontransparent NW-FETs. A mixture of Sn and Sb metal powders (95:5 wt. ratio) was used as the source material for the vapor transport growth. Of the more than 100 devices tested, a linear current (I<sub>ds</sub>) versus voltage (V<sub>ds</sub>) curve (Fig. 5.6a) was observed in all measurements on samples defined by photo- as well as e-beam lithography methods, indicating that low resistance, Ohmic contacts were readily obtained between the TAO nanowires and Ti/Au electrodes. The effects of the contact resistance were further studied in four-probe measurements. As shown in Fig. 5.6a, the I-V curve obtained from the 4-probe method is almost identical to that obtained from the 2-probe method using the inner pair of electrodes. The contact resistance was estimated to be 40  $\Omega$  for this device, which is much smaller than the NW resistance ( $\sim 5 \text{ k}\Omega$ ) and can be safely neglected. The ability to reliably obtain Ohmic contacts with low contact resistances is very desirable for nanoscale devices, and allows the following discussion to focus on simpler 2-probe device structures.

From the measured resistance value of the device in Fig. 5.6a and the lateral size (63 nm) and the length (1.3  $\mu$ m) of the TAO nanowire measured by SEM imaging (inset), the resistivity of the TAO nanowire was calculated to be  $1.53\times10^{-3}~\Omega\cdot\text{cm}$ . For comparison, the resistivity of an individual undoped SnO<sub>2</sub> nanowire was measured to be 0.21  $\Omega\cdot\text{cm}$  in

vacuum in a separate report [81]. The resistivity of undoped  $SnO_2$  NWs also depends strongly on the growth conditions and the presence of ambient gases during testing. In control experiments, the resistivities of undoped  $SnO_2$  nanowires were estimated to be in the range of 10-100  $\Omega$ ·cm in vacuum (not shown). The much reduced resistivities in the TAO nanowires is thus indicative of effective Sb doping. The resistivities of more than 100 TAO nanowires were measured and plotted in Fig. 5.6b. All TAO nanowires show resistivity values smaller than  $1\times10^{-2}$   $\Omega$ ·cm. Significantly, the median resistivity value,  $1.92\times10^{-3}$   $\Omega$ ·cm, and the lowest resistivity value,  $4.09\times10^{-4}$   $\Omega$ ·cm, are comparable to the best values achieved in high-quality Sb-doped  $SnO_2$  films [82].

Degenerate doping of the TAO nanowires was further confirmed by a number of studies. Fig. 5.7a shows the transfer curve,  $I_{ds}$ - $V_{gs}$  of a TAO nanowire device when fabricated on a 50 nm  $SiO_2/n++$  Si substrate. Due to the high carrier concentration, the current  $I_{ds}$  changed by only 5% when  $V_{gs}$  was varied from +6 to -6 V. In the meantime, the electron mobility for this single-crystalline TAO nanowire was estimated from the slope of the transfer curve to be 41.9 cm<sup>2</sup>/V•s. The electron density was estimated using Eq. 5.4 and found to be  $3.06\times10^{20}$  cm<sup>-3</sup>. The high carrier concentration is consistent with the low resistivity of  $4.88\times10^{-4}$  cm<sup>-3</sup>.

Temperature-dependence measurements on the TAO nanowires further verified their metal-like behavior. As shown in Fig. 5.7b, the resistivity of the TAO nanowire increased linearly from  $1.59\times10^{-3}$  to  $1.74\times10^{-3}$   $\Omega$ •cm from 300 to 480 K. This behavior agrees well with the linear resistivity-temperature relationship at high temperatures for a metal when scattering is dominated by electron-acoustic phonon scattering [83].







Fig. 5.6 Degenerately Doped TAO NWs

a) Comparison of the current-voltage ( $I_{ds}$ - $V_{ds}$ ) characteristics of an individual TAO nanowire device using four-probe and two-probe configurations. Inset, SEM image of the TAO nanowire device. Scale bar: 2  $\mu$ m. b) Histogram of the resistivities measured over 100 TAO nanowire devices.







Fig. 5.7 Electrical Characteristics Degenerately Doped TAO NWs

a) Transfer curve  $I_{ds}$ - $V_{gs}$  of a TAO nanowire device measured at  $V_{ds}$ =100 mV. Inset: SEM image of the device. Scale bar: 2  $\mu$ m. b) Dependence of the resistivity  $\rho$  on temperature T measured in the high-temperature range 300–480 K, showing the expected linear  $\rho$ -T behavior.

### 5.2.2 Sn-doped In<sub>2</sub>O<sub>3</sub> (ITO) Nanowires

In order to realize even lower resistivity values, degenerately Sn-doped In<sub>2</sub>O<sub>3</sub> (ITO) nanowires were investigated. ITO is a widely used thin film transparent conducting oxide (TCO). Studies on thin-films of ITO have shown that Sn acts as a substitutional impurity dopant for In atoms in the lattice [84]. Each Sn dopant atom is believed to donate one electron; the valence states of the metal atoms in the lattice are In<sup>3+</sup> and Sn<sup>4+</sup>. The entire experimental approach proceeded in a similar manner as previously detailed. One change of note is that the thermally evaporated source materials for the ITO nanowires consisted of a mixture of In and SnO powders (90:10 wt. ratio).

Two and four probe device structures were fabricated as well for the grown ITO nanowires. From the measured resistance value of the device in Fig. 5.8a and the cross-section size (75 nm) and the length (1.8  $\mu$ m) of the ITO nanowire (measured by SEM imaging), a resistivity value of the ITO nanowire to be 9.18 x  $10^{-4} \,\Omega$ ·cm. The contact resistance of this device was found to be 55  $\Omega$ , which can be neglected as compared to the total two probe resistance value of 2984  $\Omega$ . The resistivities of about 40 ITO nanowires were obtained and plotted in Fig. 5.8b. Significantly, the median resistivity value 7.15 x  $10^{-4} \,\Omega$ ·cm, and lowest resistivity value 6.29 x  $10^{-5} \,\Omega$ ·cm, are comparable to the best values achieved in high-quality ITO films [85] and are several orders better than those reported for ITO nanowires in earlier studies [86].



**Fig. 5.8 ITO Nanowires**a) Comparison of the current-voltage characteristics of an individual ITO nanowire device using four probe and two probe configurations. Inset, SEM image of the ITO nanowire device. Scale bar: 2 µm. b) Histogram of the resistivities measured for over 40 ITO nanowire devices.

## 5.3 Summary

In this chapter, the electrical properties of single nanowire FETs were presented based upon metal oxide, particularly SnO<sub>2</sub>, nanowires possessing n-type doping levels ranging from that of degenerately doped to not intentionally doped. Lightly doped SnO<sub>2</sub> nanowires were shown to serve as suitable transistor channel materials in FET devices. They possessed an average mobility of 156 cm<sup>2</sup>/(V•s) which agrees with the values obtained for high-quality single-crystalline thin-films of the same material.

The electrical characteristics of ITO and TAO nanowires were also examined. These transparent conducting nanowires were shown to be degenerately doped with resistivities as low as the best reported thin-films of the same material. The transparent and highly conducting nanowires detailed in this chapter may have practical uses as electrodes in organic solar cells [87] or as field emitters [88].

## Chapter 6

## Transparent n-type, SnO<sub>2</sub> NW-TFTs

#### 6.1 Overview

In this chapter, the DC and RF electrical characterization of transparent, n-type SnO<sub>2</sub> nanowire-based TFTs (NW-TFTs) is presented. The NW-TFTs possess DC performance levels comparable to single-crystalline metal oxide TFTs and importantly operate at frequencies above 100 MHz with tightly distributed performance metrics among different devices.

The Ta-doped SnO<sub>2</sub> nanowires utilized as the channel material were synthesized on (100) Si substrates using a vapor transport method as previously detailed in section 2.4.5.2. One modification to the growth process was the use of 50 nm Au nanoparticles as the catalyst instead of an Au film. After growth, the nanowires were transferred to a Pyrex glass substrate and formed a film composed of aligned nanowires using a contact printing method following previously outlined methods (section 4.3, see optimized contact printing conditions). Transparent NW-TFTs were then fabricated using the SnO<sub>2</sub> nanowire film as the transistor channel and sputtered indium-tin-oxide (ITO) as the source/drain and gate electrodes in a staggered top-gate geometry (Fig. 6.1a). The 75 nm-thick SiO<sub>2</sub> gate dielectric was deposited by PECVD at 200 °C and at a rate of 600 nm/min. The highest temperature used during fabrication was limited to below 250 °C. A two finger interdigitated design (Fig. 6.1a) was chosen in this study to facilitate RF

measurements using ground-signal-ground (GSG) probes. The spacing between the source and drain electrodes for each finger was 2.5  $\mu$ m and the channel region was 2 x 50  $\mu$ m wide for all TFTs tested. The amount of overlap of the gate stack above the source and drain electrodes was roughly 1  $\mu$ m for all devices.

The NW-TFTs fabricated on Pyrex substrates are highly transparent with a transmittance of 75% measured at 550 nm (Fig. 6.2). Fig. 6.1d shows an optical photograph of a chip containing an array of 300 TFT devices that can be seen-through to illustrate the high transparency of the chip.




Fig. 6.1 Overview of NW-TFT

(a) Schematic of the transparent nanowire-based TFT using a two-finger-gate design. (b) Optical micrograph image of an entire TFT device showing the device layout and the GSG testing pads. (c) Optical micrograph image of the active area of the device showing the aligned nanowires. (d) Digital photograph of the transparent TFT array on a glass substrate. The device area contains 300 test structures and is marked by a dashed border.




Fig. 6.2 Transmittance Measurements of the NW-TFTs

#### 6.2 Electrical characterization: DC and RF

Fig. 6.3 shows the  $I_{ds}$ - $V_{ds}$  family curves and transfer ( $I_{ds}$ - $V_{gs}$ ) characteristics of a typical device (device A) used in this study. The gate sweep of the device in the saturation region ( $V_{ds}$  = 6 V) showed a large on-current of 2.7 mA (27 mA/mm) and a peak DC transconductance of 608  $\mu$ S (6 mS/mm) (Fig. 6.3) with a peak saturation field-effect mobility of 210 cm²/V·s (assuming a parallel plate capacitance model). As discussed in section 4.3, due to the high NW coverage in the channel region (estimated to be 25-50% in the channel region for this SnO<sub>2</sub> NW-TFT, see Fig. 4.3) and the relatively thick insulator thickness, the parallel plate model is appropriate for this device structure.

In the following section, the discussion focuses on the direct RF characterization of the NW-TFTs using on-chip small signal S parameter measurements. The RF measurements circumvent problems associated with DC characterizations such as the presence of mobile charges or surface states and questions in deriving mobility values for nanowire and nanotube based electronics [89], and unambiguously attest to the NW-

TFTs' viability as high speed electronic devices. The two-port S parameters of the NW-TFTs were measured using an HP 8751A network analyzer and GSG probes (GGB Industries, 150  $\mu$ m pitch) over a frequency range of 1 to 500 MHz. Before measurements, calibration was carried out using the short-open-load-thru (SOLT) method and an impedance standard substrate (GGB Industries) to define the reference plane at the probe tips. The current gain,  $|h_{21}|^2$ , and maximum stable gain (MSG),  $|S_{21}/S_{12}|$ , of the TFT devices were then extracted from the S parameter measurements at fixed gate and drain biases without de-embedding.

Fig. 6.4a shows the current gain and MSG as a function of frequency for device A. The TFT was biased at  $V_{ds}$  = 6 V and  $V_{gs}$  = 2 V. The current gain and MSG curves can be well fitted using the ideal 20 dB/dec roll-off slope (dotted lines). The unity current gain cut-off frequency  $f_T$  was estimated to be 35 MHz, and the power gain cut-off frequency  $f_{max}$  was estimated to be 110 MHz. These values represent the highest operation speed reported for transparent electronics to date, and are significantly higher compared with previous studies on organic semiconductor and conventional TOS thin-film based TFTs [90-92] .

A key advantage of the NW-TFT approach is that the large number of nanowires that make up each TFT help to suppress the performance variations among separate devices as compared to transistors based upon a single nanowire. The main device uniformity concern in the NW-TFT approach is the unavoidable fluctuation of the nanowire density at different locations and the resulting fluctuation of the number of nanowires that bridge the channel region in separate NW-TFT devices. However as previously discussed, simulations suggest that the TFT performance can be insensitive to nanowire density

fluctuations above a certain coverage for a given device geometry. The RF characteristics of an extensive number of TFTs were measured in order to examine whether the predicted high degree of uniformity would hold true experimentally.





Fig. 6.3 DC Characteristics of a Transparent SnO<sub>2</sub> NW-TFT (a) Family of  $I_{ds}$ - $V_{ds}$  curves of device A. (b) Transfer characteristics of device A measured at  $V_{ds}$  = 6 V.

Fig. 6.4b shows a histogram of the extracted  $f_T$  values for 39 NW-TFT devices fabricated using identical processes. All devices were biased at the same voltages ( $V_{ds}$  = 6 V and  $V_{gs}$  = 2 V) and no manual adjusting of the working points was performed. All devices measured show characteristics similar to those of device A and the  $f_T$  data exhibit a very narrow distribution with an average of 34.3 MHz and a standard deviation of only 3.7 MHz. The narrow distribution clearly demonstrates that high device uniformity can be obtained even in the presence of nanowire density fluctuations, and paves the way for the design and application of high-performance integrated circuits based on the NW-TFT approach.

Finally it is noted that higher operational frequencies may be achieved at larger DC biases of the TFTs. Fig. 6.5a shows the current gain and MSG vs. frequency for device A at a higher bias of  $V_{ds} = 11 \text{ V}$  and  $V_{gs} = 10 \text{ V}$ . A least square fit using a roll-off slope of

20 dB/dec (dotted lines) yielded  $f_T$  = 109 MHz and  $f_{max}$  = 286 MHz for the current gain and MSG, respectively. The bias dependence of  $f_T$  was plotted in Fig. 6.5b. At a fixed gate voltage  $V_{gs}$  = 10 V,  $f_T$  initially increases monotonically with the drain voltage until gain saturation is reached around  $V_{ds}$  = 11 V, likely due to the increase and saturation of the transconductance as the TFT moves from the linear region to saturation region with increasing  $V_{ds}$  ( $V_T \sim 0$  for this TFT device, Fig. 6.3).



**Fig. 6.4 RF characterization of transparent NW-TFTs.** (a) Frequency dependence of the current gain  $(|h_{21}|^2)$  and MSG  $(|S_{21}/S_{12}|)$  of device A measured at  $V_{\rm ds} = 6$  V and  $V_{\rm gs} = 2$  V. (b) Histogram of the extracted  $f_{\rm T}$  values for 39 devices measured at the same bias conditions.

It is necessary to point out, that although the RF characteristics of the NW-TFTs show a nearly ideal behavior, their DC characteristics do not. Specifically, the fabricated NW-TFTs display a hysteresis and sweep speed dependence in their  $I_{ds}$ - $V_{gs}$  testing curves. The cause of these effects is most likely either mobile charges or traps in the oxide itself or surface states located at the interface between the nanowire and the gate dielectric. Such effects on DC measurements are consistent with results from other nanowire-based transistor devices [10, 93]. In particular, an important property of interface states and

mobile charges are that they are typically slow-acting and can only be observed at DC or low frequency [94]. A consequence of these effects on the testing of DC transistor performance is that unreliable parameters, such as  $g_m$  or  $V_T$ , may possibly be extracted. Specifically, the value of either of these parameters may depend on the sweep direction or speed of an  $I_{ds}$ - $V_{gs}$  measurement and may not be fully related to the intrinsic physical properties of the device. Due to this uncertainty and the presence of such hysteretic effects on the DC characteristics, correlation between the NW-TFT's DC and RF parameters (i.e.  $f_T$  and  $g_m$  in Eq. 3.16) was only attempted after addressing the hysteresis problem as discussed in the next section.




Fig. 6.5 RF Characterization, cont. (a) Frequency dependence of the current gain  $(|h_{21}|^2)$  and MSG  $(|S_{21}/S_{12}|)$  of device A measured at  $V_{\rm ds}=11~{\rm V}$  and  $V_{\rm gs}=10~{\rm V}$ . (b)  $f_{\rm T}$  as a function of  $V_{\rm ds}$  at a fixed gate voltage  $V_{\rm gs}=10~{\rm V}$ .

## 6.3 NW-TFT Optimization and Circuit Applications

Although high-speed operation was observed in direct RF measurements of the transparent NW-TFT described in the previous section, a non-ideal DC characteristic (resulting from the presence of hysteresis in near-DC electrical measurements) made direct comparison between DC and RF measurements infeasible. The reason for such non-ideal DC effects was thought to be due to the usage of an unoptimized PECVD SiO<sub>2</sub> gate dielectric in the tested transparent NW-TFT devices. To describe this problem broadly, the characteristics of nanowire-based transistors have been shown to suffer deleterious effects due to suboptimal gate insulators. Effects such as an unrealistic DC transconductance or the presence of hysteresis in the I<sub>ds</sub>-V<sub>gs</sub> measurements are two common observed results of a poor-quality gate dielectric [89]. One particular source of these deleterious effects has been attributed to the presence of interface states at the semiconductor-insulator interface which are a result of interfacial material defects.

With the goal of optimizing the NW-TFT fabrication process to sharply reduce the presence of deleterious interface states, devices employing an optimized PECVD SiO<sub>2</sub> dielectric were fabricated and tested. It has been noted in the literature that PECVD SiO<sub>2</sub> films deposited at a slow rate (~6 nm/min) have much better electrical properties (i.e. improved resistance, reduced interface states) for device applications than SiO<sub>2</sub> films deposited at higher rates [95]. To this end, NW-TFTs were fabricated employing PECVD SiO<sub>2</sub> insulators deposited at a rate of ~13 nm/min and temperature of 250 °C. Please note that this deposition rate is much lower than the rate utilized for the devices detailed in the last section (~600 nm/min).

The fabrication details of the NW-TFTs with optimized PECVD dielectrics will now

be described. Please note that all the details are the same as described in section 6.1 unless otherwise noted. A PECVD SiO<sub>2</sub> gate dielectric of 100 nm thickness was used for the devices. The insulator layer was deposited at a rate of  $\sim$ 13 nm/min and temperature of 250 °C. Ti/Au (10/100 nm) metallizations were used for the source, drain, and gate metals for all of the devices to be examined in this section in order to exclude the possible of effects of contact or interconnect resistance resulting from the use of ITO. Following device fabrication, a layer of 10 nm thick ALD Al<sub>2</sub>O<sub>3</sub> was deposited over the entire device to serve as an encapsulation layer and provide protection of the devices from environmental and atmospheric effects. Electrical testing on the devices in air showed that the devices possessed reduced hysteretic effects in their near-DC electrical characteristics (i.e.  $I_{ds}$ - $V_{gs}$  measurements) when capped with the Al<sub>2</sub>O<sub>3</sub> layer. ALD Al<sub>2</sub>O<sub>3</sub> thin-films are known to be denser than PECVD SiO<sub>2</sub> films and are known to provide superior protection against atmospheric molecules (i.e. moisture) as compared to PECVD SiO<sub>2</sub> films [96].

The electrical characteristics of a typical obtained NW-TFT will now be described as shown in Fig. 6.6. A maximum DC tranconductance of 151  $\mu$ S was measured in Fig. 6.6b at a bias of  $V_{ds}$  = 6V and at the specific gate bias of  $V_{gs}$  = 5V. An estimate for  $f_T$ , the unity current gain frequency, for this device can be found by using the approximation in Eq. 3.16. An estimate for the total gate capacitance was made by approximating the nanowires as a complete thin-film with a gate total gate coverage of (100x2.5  $\mu$ m<sup>2</sup>) over the channel region (Width x Length of the device channel) and a gate dielectric constant of 3.9 as predicted for the PECVD SiO<sub>2</sub> dielectric. The estimated value of  $f_T$  using these parameters is 279 MHz and fairly closely matches the actual measured value for  $f_T$  (343)

MHz) as measured by direct RF testing to be described next. An overestimate of the device capacitance may be the cause for the underestimated value of  $f_T$  when compared to the actual measured value due to the incomplete nanowire coverage in the channel region.

Using this same  $V_{ds}$  bias, direct microwave testing on the device was performed. Specifically, the current gain,  $|h_{21}|^2$ , and maximum stable gain (MSG),  $|S_{21}/S_{12}|$ , of the TFT device was measured. Using these measurements, a value of 343 MHz was directly obtained for  $f_T$ , and a value of 1.24 GHz was extrapolated for  $f_{max}$  at the bias values of  $V_{ds} = 6 \text{ V}$  and  $V_{gs} = 5 \text{ V}$ . A -19 db/dec rolloff slope was observed for both  $|h_{21}|^2$  and the MSG which are very close to theoretically expected values (-20 db/dec) for both parameters.

Utilizing a thin-film capacitance model (with the previous mentioned parameters for this TFT) and DC low-field transconductance measurements, the effective low-field field-effect mobility for this NW-TFT,  $\mu_{fe}$ , was estimated to be 36 cm<sup>2</sup>/V·s using Eq. 3.14. The reason for this lower extracted value for  $\mu_{fe}$  as compared to the transparent TFT devices in section 6.2 can be attributed to the difference in interfacial and insulator properties arising to the different deposition conditions of the two PECVD SiO<sub>2</sub> dielectrics. Such factors as the presence of interface states or mobile charges in the dielectric can account for the discrepancy in extracted field-effect mobility [89]. Although the estimated field-effect mobility values are lower for the devices tested in this section as compared to section 6.2, the superior microwave performance coupled with a substantial correspondence between the DC and AC performance as expressed by the fairly close  $f_T$  estimate (Eq. 3.16) are more attractive properties for real-world TFT

applications.

In addition, two other gate insulators were tested in a similar manner: SiO<sub>2</sub> deposited by e-beam evaporation, and SiO<sub>2</sub> deposited by both inert and reactive sputtering.

Although reasonable DC characteristics could be obtained for both sets of NW-TFT devices, the RF characterization of these devices differed substantially from the ideal and no reasonable RF performance metrics could be extracted. It is likely that the poor electric quality of these films, i.e. charge leakage or mobile charges, can explain these non-ideal results.

Lastly, in order to demonstrate the suitability of the  $SnO_2$  NW-TFTs to logic applications a two-TFT n-type inverter (using the optimized PECVD dielectrics) was fabricated (Fig. 6.7) following a similar fabrication procedure as detailed earlier in the section. Voltage transfer characteristic (VTC) measurements of an inverter with an 8:1 driver:load ratio, as detailed in Fig. 6.7c, indicate a maximum gain of 1.02 V/V. A low hysteretic width of  $\sim$ 0.5 V for a measurement sweep conducted at 1 V/s verifies that the inverter can operate at near-DC frequencies and that its operation is not substantially affected by the presence of slow-acting interface states.




Fig. 6.6 SnO<sub>2</sub> NW-TFT With Optimized PECVD Dielectrics
(a) Micrograph of SnO<sub>2</sub> NW-TFT with Optimized PECVD dielectrics fabricated on glass. (b) Transfer characteristics of device measured at  $V_{\rm ds} = 6$  V. (c) Family of  $I_{\rm ds}$ - $V_{\rm ds}$  curves of device with  $V_{\rm gs} = -4$  to 6 V in 2 V steps . (d) Frequency dependence of the current gain  $(|h_{21}|^2)$  and MSG  $(|S_{21}/S_{12}|)$  of device measured at  $V_{\rm ds} = 6$  V and  $V_{\rm gs} = 5$  V. Dotted lines are linear fits to the rollof behavior.




Fig. 6.7 N-type  $SnO_2$  NW-TFT Inverter

a) two n-type TFT inverter design. b) optical picture of a two NW-TFT inverter, 8:1 drive:load ratio, 12  $\mu$ m load transistor width, 100 nm SiO<sub>2</sub> PECVD dielectrics c) DC inverter characteristics,  $V_{dd} = 14V$ , gain = 1.02 V/V (slope of red line), hysteretic behavior is shown for a single sweep conducted at 1 V/s.

#### **Modeling of Circuit Results**

With the goal of trying to model the observed results of the already examined two-transistor n-type NW-TFT inverter, SPICE modeling of the NW-TFT electrical characteristics described in this section was undertaken. Specifically, the SPICE components utilized to model the NW-TFT were based on the SPICE Level 2 MOSFET model. Using this created NW-TFT model, a reasonable fit of the measured electrical behavior of the already described NW-TFT using optimized PECVD dielectrics was obtained. Based off this single NW-TFT SPICE model, the performance of a two NW-TFT, n-type inverter was predicted. It is important to note that for practical circuit design situations, SPICE modeling of semiconductors is desired due to the fact that SPICE is a widely-used piece of modeling software which allows for analysis of a range of simulation parameters such as noise or temperature effects.

The specific SPICE software used for modeling in this section was Cadence PSpice v. 9.1. A schematic of the SPICE model created for the NW-TFT is pictured in Fig. 6.8a. A detailed listing of the SPICE MOSFET Level 2 parameters is given in Table 6.1. Please note that while real-world values were chosen for known device parameters, i.e. dielectric thickness and channel dimension, other parameter values used in the SPICE modeling were chosen in order to best fit the experimental data. Specifically, the values for the following parameters: source and drain resistance, effective channel mobility (UO), channel modulation parameter (LAMBDA), and threshold voltage (VTO) were all chosen so as to best model the experimental measurements.

As depicted in Fig. 6.8b,c; The created SPICE model provides for a reasonable fit of the real-world measured behavior of the previously described NW-TFT (already

described in Fig. 6.6). Please note, while although the created SPICE model does not provide for a perfect modeling of the measured device characteristics; it does provide a reasonable enough approximation of the device performance so as to facilitate multi-transistor modeling and so as to gain insight to the behavior of these NW-TFTs in circuit configurations.

To this end, a circuit schematic design for a two-transistor, n-type inverter using the previously described individual NW-TFT SPICE model was created as shown in Fig. 6.9a. Please note that the configuration of this inverter is exactly the same as the previously described NW-TFT inverter shown in Fig. 6.7a,b. The schematic design for the two NW-TFT inverter consists of two NW-TFT SPICE models hooked together as shown in the simple circuit diagram of Fig. 6.7a. The widths of the transistors used in the NW-TFT SPICE models were adjusted so as to match the experimentally tested transistor driver-to-load width ratios (8:1).

Although there is some discrepancy of the predicted and actual measured inverter testing results, qualitatively they share the same features, i.e. low gain and output range. The inexact match between the predicted voltage transfer characteristic (VTC) vs. the actual measured results can be attributed to NW-TFT device inconsistencies among the actual fabricated devices which makes exact performance prediction difficult. The qualitatively close matching of the predicted NW-TFT inverter performance vs. the actual measured results (Fig. 6.9) gives theoretical credence that the experimentally measured VTC of the NW-TFT inverter is indeed realistic.

The low gain ( $\sim$ 1 V/V) and low output range ( $\sim$ 35% V<sub>dd</sub>) of the characterized NW-TFT inverter can be explained on a theoretical basis by noting that the chosen inverter

configuration utilizing a load n-type transistor forced into saturation mode is commonly only recommended to be fabricated using n-type, enhancement mode, load transistors in classic circuit design textbooks [97]. The ~0 V threshold voltage of the utilized NW-TFTs is apparently not positive (i.e. enhancement) enough to function properly as the load element in the chosen inverter design configuration. This result is confirmed by the aforementioned SPICE predictions.





Fig. 6.8 Spice Simulation of SnO<sub>2</sub> NW-TFT
a) PSpice schematic of NW-TFT model. b) Family of  $I_{\rm ds}$ - $V_{\rm ds}$  curves comparing the modeling results to the actual measured characteristics of the SnO<sub>2</sub> NW-TFT detailed in this section.  $V_{\rm gs}$  = -2 to 6 V in 2 V steps . c) Transfer characteristics of model vs. actual measured results.

## Table 6.1 SPICE Model for NMOS Component

.model MbreakN-X NMOS LEVEL=2 UO=18 TOX=100E-9 VTO=-1.2 LAMBDA=.05 \*\$



**Fig. 6.9 Spice Simulation of SnO<sub>2</sub> NW-TFT Inverter**a) PSpice schematic of NW-TFT inverter model. b) Voltage Transfer Characteristic comparing the modeling results to the actual measured characteristics of the SnO<sub>2</sub> NW-TFT inverter detailed in this section.

# 6.4 Summary

In this chapter, the DC and RF characterization of thin-film transistors (TFTs) fabricated using arrays of contact transferred  $SnO_2$  nanowires was detailed. Completely transparent NW-TFTs utilizing ITO metallizations were shown to operate at speeds ( $f_T$ ) in excess of 100 MHz. By optimizing the deposition conditions of the PECVD  $SiO_2$  gate dielectric and through the use of metal contacts, operational speeds ( $f_T$ ) in excess of 300 MHz were reached. A field-effect mobility of  $36 \text{ cm}^2/\text{V} \cdot \text{s}$  was extracted for such a device using a conventional thin-film transistor device model. It is important to note that the examined nanowire-based TFTs were fabricated at a low temperature (maximum 250)

 $^{\circ}$ C). The device performance levels of these NW-TFTs (expressed in terms of field-effect mobility and  $f_T$ ) exceed the levels of certain other low-temperature TFT channel materials, like amorphous silicon or organic semiconductors; and may one day be used as a higher performance replacement for these existing materials.

Additionally, the suitability of these TFTs in logic circuits was demonstrated with the fabrication of a functional two-transistor inverter. SPICE-based modeling was performed to interpret the NW-TFT circuit results.

# **Chapter 7**

## p-type, Ge-based NW-TFTs

In the following chapter, the electrical characterization of p-type, NW-TFTs will be covered. With the aim of demonstrating a method to control the threshold voltage of the device, two different types of Ge nanowire-based TFTs will be presented. Ge/Si coreshell nanowires will be utilized to fabricate depletion mode NW-TFTs ( $V_T > 0$ ), and B-doped Ge nanowires will be employed to fabricate enhancement mode ( $V_T < 0$ ) devices. Please note that all DC electrical testing was carried out in vacuum in this chapter in order to reduce the presence of mobile ions (commonly induced by water molecules) near the nanowires.

Group IV based semiconductors were utilized as the nanowire material in this chapter due to the current lack of methods to synthesize p-type metal oxide nanowires which possess device performance levels commensurate with the SnO<sub>2</sub> nanowires examined in Chapters 5 and 6 [98].

#### 7.1 Ge/Si Core-Shell TFTs

Ge/Si core-shell nanowires were grown by the VLS growth method using 20 nm Au catalyst nanoparticles. The growth was carried out using a CVD process according to previously demonstrated methods [99]. The synthesized nanowires possessed a uniform Ge core of 20 nm diameter, surrounded by a Si shell of ~3 nm. The Ge/Si NWs are p-

type semiconductors; due to a band-alignment mismatch, holes from the Si shell will act as carriers in the Ge core. They are an attractive option for electronic devices since there are no dopants present in the nanowires, thereby avoiding the problem of impurity scattering and its associated lowering of the mobility [100]. Lubricated contact printing was employed to transfer the as-grown nanowires to device substrates under optimal conditions (see section 4.2).

For the purpose of carrying out RF measurements, a glass substrate was utilized to fabricate a NW-TFT under similar methods as detailed in section 6.1. The channel dimensions of the device are the same at W=50 x 2  $\mu$ m and L = 2.5  $\mu$ m. The gate dielectric consisted of 48 nm of ALD Al<sub>2</sub>O<sub>3</sub> deposited at 150 °C. The electrodes of the TFT were comprised of 100 nm of Ni deposited by e-beam evaporation. A quick HF dip was performed before depositing the source and drain electrodes to ensure Ohmic contact; no contact annealing was performed. ITO was found not to make Ohmic contact, and the issue of optically transparent contacts for this device will be discussed later.

The DC and RF performance of a Ge/Si NW-TFT is contained in Fig. 7.1. As evidenced in the DC I-V plots of Fig. 7.1, parts a and b, the NW-TFT displays well-behaved p-type transistor behaviour, with  $V_T \sim 3$  V. As already discussed, NW-TFT performance depends critically on the NW density in the channel region. An image of the typical transfer density for this device is shown in Fig. 7.1d. The average density of nanowires for this device can be said to be  $\sim 0.5$  NWs/ $\mu$ m, however there are large regions of non-uniformity which makes estimation difficult. The transfer density of these  $\sim 20$  nm diameter Ge/Si is markedly less than the density obtained with  $\sim 50$  nm SnO<sub>2</sub>




Fig. 7.1 Ge/Si Core-shell NW-TFT a) Transfer characteristics of device A measured at  $V_{\rm DS}$  = -10 V. Inset, optical picture of device, 500x. b) Family of  $I_{\rm DS}$ - $V_{\rm DS}$  curves,  $V_{\rm GS}$  = -10V to 10V in 2 V steps. c) Frequency dependence of the current gain  $(|h_{21}|^2)$  and MSG  $(|S_{21}/S_{12}|)$  measured at  $V_{\rm DS}$  = -10 V and  $V_{\rm GS}$  = -8 V. d) SEM image of typical nanowire film of ~20 nm Ge/Si NWs.

nanowires. At such low densities and irregular NW spacings, it is difficult to perform reliable EM simulation to estimate the gate capacitance of the NW-TFT and this will not be attempted in this discussion. Due to the difficulty in estimating the gate capacitance, the field-effect mobility will also not be estimated.

In any event, the RF performance of the device was reliably measured. From a plot of  $h_{21}$  and the MSG in Fig. 7.1c,  $f_T$  and  $f_{max}$  can be determined to be 136 MHz and 258 MHz, respectively. The roll-off slope of  $f_T$  is approximately 18 dB/dec (dotted line), which is reasonably close to the ideal 20 dB/dec rolloff. These results clearly show that although the nanowire transfer densities are low in the fabricated Ge/Si NW-TFTs, substantial operating speeds may still be reached. Although the nanowire transfer aspect

requires further optimization, the performance levels of this device structure compare favorably to literature reports [67, 101].

For transparent electronics applications, an optimization of the electrode contact materials is required over the previously demonstrated opaque Ni metal contacts. In order to satisfy the transparency requirements in LED applications, it has been previously demonstrated that a bilayer contact scheme consisting of a very thin layer of Ni with an ITO overlayer can serve as an Ohmic contact to semiconductor material [102]. It is presumed that the higher concentration of carriers in thin metal layer facilitates tunnelling into the semiconductor material and obviates any noticeable Schottky effects. Due to the thinness of the Ni metal layer, this film stack still has considerable transparency to visible light. Such a bilayer contact scheme was tested and compared to contacts consisting of ITO contacts alone.

A two-terminal device consisting of only patterned source and drain contacts was fabricated on glass to make electrical contact to transferred Ge/Si nanowires under similar conditions as previously detailed. Two separate contact schemes were examined: a 100 nm ITO layer, and a 5 nm Ni / 100 nm ITO bilayer. No annealing was performed on the devices. Testing results for two characteristic devices are shown in Fig. 7.2. As can be seen, the devices with ITO contacts alone show rectifying electrical behavior, which is evidence of Schottky contacts. On the other hand, the I-V results for the Ni/ITO contacts show very linear characteristics. The optical transparency of the Ni/ITO film stack was determined to be ~50% to visible wavelengths. Furthermore, annealing of the ITO-only devices did not show any noticeable reductions to the contact resistance.




Fig. 7.2 Transparent Contacts to Ge/Si NWs Two terminal Ge/Si NW devices on glass, W = 50  $\mu$ m, L = 2.5  $\mu$ m. a) I-V testing results from a device employing 100 nm ITO as the contact material, b) a device with 5 / 100 nm Ni/ITO contact material stack

### 7.2 B-doped Ge NW-TFTs

Enhancement mode p-type transistors are an important building block for electronic applications. For instance, CMOS inverters are typically constructed using enhancement-mode transistors. In the previous section, depletion mode Ge/Si NW-TFTs were demonstrated. Although the  $V_T$  of NW-TFTs employing Ge/Si NW-TFTs may be adjusted to a small degree by varying either the work function of the gate metal or the shell thickness [100-101], these methods were not effective to produce enhancement mode NW-TFT devices due to the large starting  $V_T$  value. Therefore as a second approach to obtain enhancement mode operation, B-doped Ge NW-TFTs were fabricated and characterized.

A CVD NW growth process was carried out using 20 nm Au nanoparticles and followed the procedure in other published reports [21]. B-doping of the nanowire was achieved by utilizing a process gas mixture of GeH<sub>4</sub> and B<sub>2</sub>H<sub>6</sub> gases containing a 4000:1 Ge:B ratio. NW-TFTs were fabricated on a 50 nm thick SiO<sub>2</sub>/Si substrate where the degenerately doped Si served as the back gate. Ni films (100 nm) served as the source and drain electrodes, and were deposited by e-beam evaporation. RTA annealing of the fabricated devices was carried at 300 °C for 15 s in a 95%/5% N<sub>2</sub>/H<sub>2</sub> gas mixture in order to reduce contact resistance. As the last step, a 10 nm thick ALD Al<sub>2</sub>O<sub>3</sub> was deposited on the exposed nanowire surfaces as a passivation layer at 150 °C in order to reduce the amount of surface states on the NWs. The TFT channel geometry was equal to W = 50  $\mu$ m and L = 2.5  $\mu$ m.

The DC electrical testing results of a typical Ge NW-TFT are shown in Fig. 7.3. The device shows expected p-type transistor and enhancement mode behavior with a  $V_T \sim$ 

-1.5 V. Similar to the results in the previous section, the NW transfer uniformity was too irregular to allow for gate capacitance or mobility estimates. One is able to note that although enhancement mode operation was obtained, the transconductance of the device is approximately 10x lower as compared to the previously discussed Ge/Si NW-TFTs at comparable bias levels. This reduction in transconductance can be attributed to the lowering in mobility caused by impurity doping. In addition, Ge surfaces are well-known to possess a greater amount of surface states in typical device structures as compared to Si, and this could be another contributing factor [93].




Fig. 7.3 Ge NW-TFT testing a) Family of  $I_{DS}$ - $V_{DS}$  curves,  $V_{GS}$  = -10V to 10V in 2 V steps. b) Transfer characteristics of device measured at  $V_{DS}$  = -1 V. Inset, optical picture of device, 500x. W = 50  $\mu$ m, L = 2.5  $\mu$ m

# 7.3 Summary

In this chapter, p-type NW-TFTs were fabricated and characterized in terms of DC and RF electrical characteristics. Specifically, Ge/Si core/shell nanowires were utilized as the transistor channel material to realize depletion mode NW-TFTs and B-doped Ge NWs were used to manufacture enhancement mode p-type TFTs. RF characterization of

the Ge/Si core/shell NW-TFTs confirmed an operational speed ( $f_T$ ) in excess of 100 MHz. These electrical characterization results paired alongside those of the SnO<sub>2</sub> (n-type) NW-TFTs examined in Chapter 6 together represent a basic demonstration of their device capabilities. The results show that these devices could one day serve as the basis for complicated circuitry including complementary logic.

## **Chapter 8**

#### Conclusion

A few notable experimental results have been accomplished in this work towards the development of scalable fabrication techniques for nanowire-based electronics. A practical nanowire transfer method, contact printing, has been demonstrated to achieve the transfer of dense, aligned nanowire arrays on device substrates, specifically glass. A large number of individual NW-TFTs, fabricated from these nanowire arrays, were characterized and were found to operate at speeds (f<sub>T</sub>) in excess of 300 MHz. Importantly, devices demonstrated were totally transparent thus establishing the future applicability of NW-TFTs for the fabrication of transparent electronics. Another substantial result was the successful demonstration of both n-type and p-type transistors, opening up the possibility of nanowire-based complementary logic devices.

Moreover, the achieved performance levels of metal oxide NW-TFTs were validated by comparison with the electrical testing results of single-crystalline ZnO TFTs which are discussed in Appendix A. The conventional ZnO TFT structure was found to possess a field-effect mobility ( $\mu_{fe}$ ) of ~30 cm<sup>2</sup>/(V·s) while a SnO<sub>2</sub> NW-TFT was estimated to operate with  $\mu_{fe}$  in excess of 30 cm<sup>2</sup>/(V·s). These results show that the use of single-crystalline materials in metal oxide TFT devices can offer a substantial performance increase over conventional amorphous silicon or amorphous metal oxide semiconductor materials to be discussed next.

# 8.1 Comparison of NW-TFT to other materials for flexible and transparent electronics

A variety of materials and deposition methods have been researched for the development of flexible and transparent thin-film transistors (TFTs). Each material and its associated deposition method possess its own unique benefits and tradeoffs. Specifically, such properties as field-effect mobility, on/off ratio, doping, and cost vary widely between these materials. The suitability of NW-TFTs that have been characterized in this thesis work will be compared against other material systems for usage in flexible and transparent electronics applications.

To begin, the properties of the characterized nanowire-based TFTs and devices will be reviewed. This thesis work has shown that it is possible to fabricate NW-TFTs and devices with mobilities in excess of  $30 \text{ cm}^2/\text{V} \cdot \text{s}$ ,  $I_{\text{on}}/I_{\text{off}}$  ratios beyond  $10^5$ , and with both n- and p-type semiconductors all at processing conditions near room temperatures. Such a combination of device characteristics is not easily matched by the other TFT fabrication methods.

For instance, currently the two most widespread methods for fabricating TFTs are through the use of amorphous or polycrystalline Si [103-104]. Both materials possess a couple of important benefits. They may be readily doped with acceptor or donor impurities during their gas phase deposition process, thus allowing for the fabrication of TFTs performing as either n- or p-type transistors and with large  $I_{\rm on}/I_{\rm off}$  ratios. Moreover, amorphous Si may be deposited at low temperatures ~200 °C. The low deposition temperature of amorphous Si comes at a cost, however; the typical mobilities obtained for a-Si are fairly low and in the range of 0.1-1 cm<sup>2</sup>/V•s. Although polycrystalline Si possesses larger mobilities (in excess of 100 cm<sup>2</sup>/V•s); its higher deposition temperatures

(greater than 500 °C) is incompatible with many glass or plastic substrates. Another method that has been demonstrated to produce polycrystalline Si at lower deposition temperatures is excimer laser annealing. Although this method has been positively demonstrated, the costs and low throughput associated with laser annealing are not attractive to large scale manufacturing processes.

Another method for the fabrication of TFTs has gained widespread research attention recently; it encompasses the attempts to utilize organic molecules as the channel material in TFTs [92]. The most commonly researched organic semiconductor, pentacene, has been characterized to possess mobilities of ~5 cm²/V•s when deposited from a gas phase. One detriment however associated with pentacene is that it is a p-type material, there has been more difficulty finding an n-type organic semiconductor with comparable performance levels. There are a couple of attractive benefits to organic semiconductors, such as the possibility for low-temperature deposition or solution-based material synthesis; but their ultimate performance levels may never rival those of inorganic crystalline materials. For instance, the mobility for single-crystalline pentacene has been characterized to be in excess of 35 cm²/V•s, which although is high when compared to amorphous Si, it does not start to match the mobilities of many single-crystalline inorganic semiconductors.

Another research topic that is attacking the problem from a different angle is the field of thin-film oxide-based semiconductors. As previously mentioned, oxide-based semiconductors (such as ZnO, Sn<sub>2</sub>O<sub>3</sub>, and In<sub>2</sub>O<sub>3</sub>) possess a high optical transmittance and mobilities in excess of 100 cm<sup>2</sup>/V•s in their single-crystalline form [79]. Using a lattice-matched substrate, an n-type TFT was demonstrated using the single-crystalline material

InGaO<sub>3</sub>(ZnO)<sub>5</sub> (IGZO) with field-effect mobilities in excess of 80 cm<sup>2</sup>/V•s [105]. Although the performance level is high, the requirement of a lattice-match yttria—stabilized zirconia (YSZ) makes the demonstration not compatible with reasonable cost, large-scale fabrication methods. When deposited onto non-lattice matched substrates, such as glass, and in amorphous phases the same material, IGZO, possesses lower field-effect mobility values, in the range of 10-20 cm<sup>2</sup>/V•s [90, 106]. Although this performance level is greater than that of amorphous Si, there has been much difficulty in finding a well-performing p-type oxide semiconductor. Efforts to grow p-type ZnO have so far resulted in films which typically possess mobilities in the range of ~1 cm<sup>2</sup>/V•s [107]

An additional technique which has been studied is the stamp transfer of etched single-crystalline nanoribbons from source wafers [108]. This method has been demonstrated on a wide variety of semiconductors; such as Si, GaAs, and GaN. The nanoribbons are typically formed by carrying out the etching and subsequent release of the materials from single-crystalline wafers by an underetch and PDMS stamp transfer process. The electrical characteristics of TFTs fabricated on flexible substrates using transferred nanoribbons have been found to closely match the performance levels of these single-crystalline materials on their source wafers. The performance of such single-crystalline devices far exceeds that of the traditionally used thin-film materials, but the nanoribbon stamp transfer method possesses some associated downsides. The method relies upon the use of expensive single-crystalline source wafers which limits the scalability of the method to large deposition substrate sizes while maintaining reasonable cost levels.

The last material to be reviewed is single-wall CNTs (SWNTs). This material

possesses very attractive electrical qualities: SWNTs have a long mean free carrier path and possess field-effect mobilities in excess of 1000 cm<sup>2</sup>/V•s for transistor structures with micron-scale channel lengths [109]. Using stamp transfer [110] or dielectrophoretic assembly [111], highly aligned SWNT-based TFTs have been fabricated on flexible substrates and have been shown to possess field-effect mobilities in excess of 100 cm<sup>2</sup>/V•s. One associated downside of SWNT-TFTs is the presence of metallic SWNTs that are typically grown alongside semiconducting SWNTs in a ratio of 1/3 to 2/3 in most CNT CVD growth processes. The presence of such metallic SWNTs can serve to reduce the  $I_{\rm on}/I_{\rm off}$  ratios of SWNT-TFTs to below  $10^2$ . Although the selective burning of the metallic CNTs through the use of Joule heating has been demonstrated, the random and destructive aspects of this method may not be compatible with large-scale manufacturing processes. Another method used to obviate the effects of metallic SWNTs is through the use of striped and randomly orientated SWNTs networks as the channel material in SWNT-TFTs [112]. Due to the effects of a percolating conduction path, the  $I_{\rm on}/I_{\rm off}$  ratio of such SWNT-TFTs has been found to be in the range of 10<sup>5</sup>. The use of percolating conduction paths comes at the expense of field-effect mobility, however; the demonstrated SWNT-TFT devices in the research work possessed a  $\mu_{fe}$  of ~80 cm<sup>2</sup>/V•s. Moreover, although this work was able to demonstrate p-type logic circuits based on SWNT-TFTs, complementary logic SWNT-TFT - based circuits have not been demonstrated. Chemical doping methods have been typically used to achieve n-type operation of SWNT-TFTs, but the compatibility of such doping methods with TFT encapsulation (which is needed for practical, integrated devices) has yet to be comprehensively established. In addition, the striping method is only applicable to long

channel devices with channel length > the CNT length, limiting the speed of such circuits.

#### 8.2 Future Work

A few major challenges to NW-based electronics need to be addressed. The nanowire contact printing method is a method in critical need of optimization. Although the density and uniformity of the transferred nanowire arrays prepared by this method were sufficient for demonstration purposes, scalable manufacturing processes will require both of these aspects to be improved. In particular, the contact printing process produced sparser and more irregular arrays of nanowires for smaller diameter NWs ( $\leq$  20 nm) as compared to larger diameter NWs ( $\geq$ 50 nm). Further optimization, for instance by the use of appropriate surface functionalizations, should be examined.

Device fabrication is another area of this work that may be improved upon.

Utilizing micron-level patterning techniques, NW-TFT operation above 300 MHz was demonstrated. In order to achieve higher operating speeds, shorter TFT channel lengths and thus tinier patterning dimensions are required. Methods to cope with the issue of patterning on non-planar nanowire surfaces will need to be addressed at such small size lengths. Furthermore, the fabrication of NW-TFTs on flexible substrates, such as PET film, should be possible by utilizing the methods of this work. Carrying out the actual demonstration of such devices could help to show that is feasible to produce high performance flexible and transparent electronic devices.

Lastly, the successful demonstration of complicated electronic circuits utilizing NW-based devices remains to be achieved. This work has successfully shown that NW-based

devices can operate at attractive performance levels at an individual device level, but integrating large number of NW-based devices on a single substrate has yet to be achieved. An initial attempt has been made with the successful operation of an n-type transistor inverter; but for practical applications, complementary logic using p- and n-type transistor elements is required. Methods to achieve accurate control over device parameters such as threshold voltage will also need to be improved.

# Appendix A

# Single-crystalline ZnO TFT

Although the focus of this thesis is on single-crystalline nanowires, it is useful to compare the performance of nanowire-based devices to TFTs fabricated from single-crystalline thin-films. This section will focus on the electrical characterization of single-crystalline ZnO TFTs fabricated on Si substrates. ZnO is a semiconductor of interest due to its wide bandgap and applicability to optoelectronics. In the past, researchers have typically only examined ZnO-based TFTs utilizing poly-crystalline or amorphous ZnO thin-films [107]. However due to their lack of crystallinity, the extracted performance (i.e. mobility) values of the ZnO material in these reports has been below ZnO's theoretical limit. To address this issue, the following work carries out TFT fabrication and electrical characterization of epitaxial grown, single-crystalline ZnO films.





Fig. A.1 TEM image of ZnO film stack

a) Cross-sectional TEM image of a 400 nm thick ZnO film on 30 nm  $Sc_2O_3/Si$ . b) STEM image of the  $Sc_2O_3/Si$  interface after growth. c) HRTEM image of the interface before ZnO growth. d) and e) STEM images of the ZnO film and the  $Sc_2O_3$  buffer layer. Reprinted with permission from [113]. Copyright 2009, American Institue of Physics.

Epitaxial ZnO films were prepared by Prof. Xiaoqing Pan's group by PLD deposition (~30 nm) onto (111) p-type Si substrates covered by a 30 nm single-crystalline Sc<sub>2</sub>O<sub>3</sub> buffer layer [113]. Sc<sub>2</sub>O<sub>3</sub> is a high-k insulator and its purpose in this work is to serve as a buffer layer to relax lattice strain mismatch between ZnO and the underlying Si substrate. As shown in Fig. A.1, the single-crystallinity of all layers in the material stack was confirmed by HRTEM observation. The sample imaged in Fig. A.1 is similar to the device film stack, with the exception that the ZnO layer is 400 nm thick in the figure.



**Fig. A.2 TLM measurements of ZnO film** Inset, optical picture of TLM structure.

Both back-gated and top-gated TFT structures were fabricated on this substrate. First, back-gated devices using the  $Sc_2O_3$  layer as the gate dielectric will be discussed. Fabrication began with device isolation (i.e. mesa) etching; dilute HCl acid was used to etch the ZnO layer. The  $Sc_2O_3$  layer was not etched by the acid. Source and drain contacts were deposited by e-beam evaporation of Ti / Au (20/80 nm). Both long and short channel devices were fabricated, i.e.  $L = 20 \mu m$  and  $5 \mu m$ .

In order to establish the contact resistance values for the TFTs, a TLM (Transmission Line Method) structure was fabricated via the same process. The extraction process for this method is shown in Fig. A.2 and Table A.1 and was carried out according to [114]. The TLM measurement setup consisted of 6 electrodes (200  $\mu$ m wide, 10  $\mu$ m long) on a ZnO mesa spaced apart in distances varying from 5  $\mu$ m to 25  $\mu$ m in 5  $\mu$ m increments. The contact resistivity ( $\rho_c$ ) of the Ti/Au contacts to the ZnO film was found to be  $\sim 10^{-4}$ 

 $\Omega$ •cm<sup>2</sup> and compared favorably to literature values [115].

**Table A.1 ZnO TLM Measurement Results** 

	L <sub>T</sub> (μm)	$R_{c}\left(\Omega\right)$	$R_{sheet} (\Omega/sq)$	ρ <sub>c</sub> (Ω•cm²)
$V_{gs}=3$	0.952	73.69	1.55E-02	1.40E-04
$V_{gs}=4$	1.190	75.39	1.27E-02	1.80E-04
$V_{gs}=5$	1.220	67.22	1.10E-02	1.64E-04

DC characterization of a long-channel ZnO TFT with channel dimensions of W = 120  $\mu$ m, L = 20  $\mu$ m was performed. Normal n-type transistor behavior was observed and gate leakage was negligible (Fig. A.3). The value of the gate capacitance of the TFT was reliably estimated by directly measuring the value of  $\epsilon_r$  for the Sc<sub>2</sub>O<sub>3</sub> dielectric. C-V measurements were conducted on MOSCAP structures fabricated on-chip alongside the TFTs, and  $\epsilon_r$  was found to be ~14. The field-effect mobility ( $\mu_{fe}$ ) of this device was estimated from low-field transconductance measurements and was determined to be 31.3 cm<sup>2</sup>/V·s. Saturation mobility ( $\mu_{sat}$ ) was also estimated and was found to be 28.2 cm<sup>2</sup>/V·s. The extracted value of  $\mu_{fe}$  agreed well with Hall measurements of the mobility of the film.

To further test the electrical properties of the ZnO material, short channel devices were fabricated with a channel geometry of W = 50  $\mu$ m, L = 5  $\mu$ m. DC testing results reveal in Fig. A.4 that at such channel lengths, short-channel effects (i.e. channel length modulation) are apparent. In a similar manner to the previous device, the  $\mu_{fe}$  value was

estimated to be 30.7 cm<sup>2</sup>/V·s and the saturation mobility ( $\mu_{sat}$ ) was estimated as 31.5 cm<sup>2</sup>/V·s.




Fig. A.3 Long-Channel ZnO TFT a) schematic of device structure. b) Family of  $I_{ds}$ - $V_{ds}$  curves,  $V_{gs}$  = -4 V to 4 V in 1 V steps. Inset, optical picture of device (500x), W = 120  $\mu$ m, L = 20  $\mu$ m. c) Plot of  $I_{ds}$ - $V_{gs}$  and its derivative at  $V_{ds}$  = 0.1 V. d) Log scale plot of  $I_{ds}$ - $V_{gs}$  at  $V_{ds}$  = 0.1 V.

Lastly, a top-gate geometry was fabricated on top of the previously examined backgate TFT structure. The top-gate dielectric was deposited by thermal ALD of  $Al_2O_3$  (30 nm) and was carried out at 250 °C. A Ti/Au (20/80 nm) top gate metal was deposited on top of the dielectric by e-beam evaporation.  $I_{ds}$ - $V_{gs}$  measurements in Fig. A.5 show that due to the additional fabrication processing steps on the TFTs, a negative threshold voltage ( $V_T$ ) shift occurred. The  $V_T$  associated with the bottom gate shifted towards the negative by  $\sim$ 7 V, and the bottom gate could no longer turn off the device at reasonable

bias levels. The origin of this  $V_T$  shift can be attributed to the removal of chemisorbed oxygen on the ZnO surface during ALD processing [116]. Since oxygen vacancies act as an n-type carrier in metal oxide semiconductors, oxygen removal has the effect of increasing the carrier density in the TFT channel which thereby explains the  $V_T$  shift. A thorough understanding of the phenomenon and a means of controlling this threshold shift are a requirement for the further development of metal oxide based electronics.

Low-field mobility estimates (following the previous procedure) were separately carried out on both the top and bottom gates of the TFT in Fig. A.5;  $\mu_{fe}$  was determined to be 49.0 cm<sup>2</sup>/V•s and 26.5 cm<sup>2</sup>/V•s, respectively. A possible origin for the discrepancy between the extracted mobility values for the top and bottom gates could be due to a difference in interface quality or ZnO film quality between these two regions.

In particular from a materials growth point of view, it is likely that the upper-most portion of the ZnO film possessed a higher material quality (i.e. fewer defects) as the portion of the ZnO film closest to the original growth surface effectively acts as a buffer layer which suppressed the creation of lattice defects in the upper portion of the ZnO film. In other words, the initial few nanometers of ZnO growth can be hypothesized to be the region where most of the defects arising from the lattice mismatch between single-crystalline ZnO and Sc<sub>2</sub>O<sub>3</sub> were concentrated. The experimentally extracted values for field-effect mobility lend credence to this theory since mobility estimates extracted by applying top-gate modulation (49.0 cm<sup>2</sup>/V•s) were conclusively higher than the measurements taken using the bottom gate (26.5 cm<sup>2</sup>/V•s). Such findings are consistent from a device point of view by noting that when a TFT is strongly in the turn-on condition, the region of the semiconductor layer where accumulated mobile charge is

situated lies nearest the gate dielectric / semiconductor interface.




Fig. A.4 Short Channel ZnO TFT a) Optical picture of device (500x), W = 50  $\mu$ m, L = 5  $\mu$ m. b) Family of  $I_{ds}$ - $V_{ds}$  curves,  $V_{gs}$  = -4 V to 2 V in 1 V steps. c) plot of  $I_{ds}$ - $V_{gs}$  at  $V_{ds}$  = 6 V. d) Plot of  $I_{ds}$ - $V_{gs}$  and its derivative at  $V_{ds}$  = 0.1 V.




Fig. A.5 Top-gated ZnO TFT a) device structure, the Si/Sc<sub>2</sub>O<sub>3</sub> material stack is denoted as the back-gate, and the Au/Ti/Al<sub>2</sub>O<sub>3</sub> stack is denoted as the top-gate. b) Optical picture of TFT, W = 50  $\mu$ m, L = 7  $\mu$ m. c) plot of  $I_{ds}$ - $V_{gs}$  with back-gate voltage as the sweep parameter and a fixed top-gate voltage (V<sub>top</sub>), V<sub>ds</sub> = 0.1 V. d) plot of  $I_{ds}$ - $V_{gs}$  with top-gate voltage as the sweep parameter and a fixed back-gate voltage (V<sub>back</sub>), V<sub>ds</sub> = 0.1 V.

#### Summary

With the aim of establishing a basis for comparison of the previously examined metal oxide nanowire-based TFT (Chapter 6); a TFT based upon a single-crystalline thin-film of ZnO was fabricated and characterized. DC electrical characterization of both a backand a top-gated ZnO TFT was performed. Device testing revealed that a typical top-gated ZnO TFT possessed an effective field-effect mobility of 49.0 cm<sup>2</sup>/V·s. When compared to the best performing PLD-deposited ZnO TFTs in the literature [117], the extracted mobility values for the devices examined in this Appendix fall somewhat below the best-in-class value (68 cm<sup>2</sup>/V·s). The exact reason for this discrepancy is unknown at

this stage. It needs to be noted that the mobility levels obtained from the single-crystalline ZnO film reported in the Appendix work and from the best-in-class ZnO TFTs [117] are in the same range as the metal oxide nanowire-based TFTs examined in Chapter 6.

It is also important to note that the single-crystalline ZnO TFT examined in this work also possesses its own merits as an electrical device. Transistors based upon this material could be useful in high-power applications or optoelectronic applications. Further studies are required in order to optimize the deposited ALD insulator for top-gated devices in order to reduce the observed threshold voltage shift which has been commonly reported as a result of the use of ALD dielectrics in metal oxide-based TFTs. Finally, microwave testing of the high-frequency performance of single-crystalline ZnO TFTs will be needed to provide direct evidence of the high-speed operational potential of these devices.

## **Bibliography**

- [1] W. Lu and C. M. Lieber, "Semiconductor nanowires," *Journal of Physics D: Applied Physics*, p. R387, 2006.
- [2] J. G. Lu, P. Chang, and Z. Fan, "Quasi-one-dimensional metal oxide materials—Synthesis, properties and applications," *Mat. Sci. Eng. R-Rep.*, vol. 52, pp. 49-91, 2006.
- [3] Y. Xia, P. Yang, Y. Sun, Y. Wu, B. Mayers, B. Gates, Y. Yin, F. Kim, and H. Yan, "One-Dimensional Nanostructures: Synthesis, Characterization, and Applications," *Advanced Materials*, vol. 15, pp. 353-389, 2003.
- [4] R. S. Wagner and W. C. Ellis, "Vapor-Liquid-Solid Mechanism of Single Crystal Growth," *Applied Physics Letters*, vol. 4, pp. 89-90, 1964.
- [5] W. Ostwald, *Outlines of general chemistry*, 3 ed.: Macmillan and co., 1912.
- [6] A. I. Hochbaum, R. Fan, R. He, and P. Yang, "Controlled Growth of Si Nanowire Arrays for Device Integration," *Nano Letters*, vol. 5, pp. 457-460, 2005.
- [7] Y. Wu and P. Yang, "Direct Observation of Vapor–Liquid–Solid Nanowire Growth," *Journal of the American Chemical Society*, vol. 123, pp. 3165-3166, 2001.
- [8] S. Kodambaka, J. Tersoff, M. C. Reuter, and F. M. Ross, "Germanium Nanowire Growth Below the Eutectic Temperature," *Science*, vol. 316, pp. 729-732, 2007.
- [9] Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, "Diameter-controlled synthesis of single-crystal silicon nanowires," *Applied Physics Letters*, vol. 78, pp. 2214-2216, 2001.
- [10] D. Wang and H. Dai, "Germanium nanowires: from synthesis, surface chemistry, and assembly to devices," *Applied Physics A: Materials Science & Processing*, vol. 85, pp. 217-225, 2006.
- [11] G. Gu, M. Burghard, G. T. Kim, G. S. Dusberg, P. W. Chiu, V. Krstic, S. Roth, and W. Q. Han, "Growth and electrical transport of germanium nanowires," *Journal of Applied Physics*, vol. 90, pp. 5747-5751, 2001.
- [12] R. Anantatmula, A. Johnson, S. Gupta, and R. Horylev, "The gold-silicon phase diagram," *Journal of Electronic Materials*, vol. 4, pp. 445-463, 1975.
- [13] V. T. Renard, M. Jublot, P. Gergaud, P. Cherns, D. Rouchon, A. Chabli, and V. Jousseaume, "Catalyst preparation for CMOS-compatible silicon nanowire synthesis," *Nat Nano*, vol. 4, pp. 654-657, 2009.
- [14] J. L. Lensch-Falk, E. R. Hemesath, D. E. Perea, and L. J. Lauhon, "Alternative catalysts for VSS growth of silicon and germanium nanowires," *J. Mater. Chem.*, vol. 19, pp. 849 857, 2009.
- [15] F. Patolsky, G. Zheng, and C. M. Lieber, "Fabrication of silicon nanowire devices for ultrasensitive, label-free, real-time detection of biological and chemical species," *Nat. Protocols*, vol. 1, pp. 1711-1724, 2006.
- [16] K. W. Kolasinski, "Catalytic growth of nanowires: Vapor-liquid-solid, vapor-solid-solid, solution-liquid-solid and solid-liquid-solid growth," *Current Opinion in Solid State and Materials Science*, vol. 10, pp. 182-191.
- [17] H. Adhikari, A. F. Marshall, I. A. Goldthorpe, C. E. D. Chidsey, and P. C. McIntyre, "Metastability of Au–Ge Liquid Nanocatalysts: Ge Vapor–Liquid–Solid Nanowire Growth Far below the Bulk Eutectic Temperature," *ACS Nano*, vol. 1, pp. 415-422, 2007.
- [18] M. Brüggemann, K. Mümmler, and P. Wissmann, "Electrical and optical properties of melting Au/Si eutectics on Si(111)," *Fresenius' Journal of Analytical Chemistry*, vol. 358, pp. 179-181, 1997
- [19] D. Wang, R. Tu, L. Zhang, and H. Dai, "Deterministic One-to-One Synthesis of Germanium Nanowires and Individual Gold Nanoseed Patterning for Aligned Nanowire Arrays," *Angewandte Chemie International Edition*, vol. 44, pp. 2925-2929, 2005.

- [20] C. Yang, Z. Zhong, and C. M. Lieber, "Encoding Electronic Properties by Synthesis of Axial Modulation-Doped Silicon Nanowires," *Science*, vol. 310, pp. 1304-1307, 2005.
- [21] A. B. Greytak, L. J. Lauhon, M. S. Gudiksen, and C. M. Lieber, "Growth and transport properties of complementary germanium nanowire field-effect transistors," *Applied Physics Letters*, vol. 84, pp. 4176-4178, 2004.
- [22] W. I. Park, G. Zheng, X. Jiang, B. Tian, and C. M. Lieber, "Controlled Synthesis of Millimeter-Long Silicon Nanowires with Uniform Electronic Properties," *Nano Letters*, vol. 8, pp. 3004-3009, 2008.
- [23] L. Latu-Romain, C. Mouchet, C. Cayron, E. Rouviere, and J.-P. Simonato, "Growth parameters and shape specific synthesis of silicon nanowires by the VLS method," *Journal of Nanoparticle Research*, vol. 10, pp. 1287-1291, 2008.
- [24] B. Tian, P. Xie, T. J. Kempa, D. C. Bell, and C. M. Lieber, "Single-crystalline kinked semiconductor nanowire superstructures," *Nat Nano*, vol. advance online publication, 2009.
- [25] C. M. Lieber, "Nanoscale science and technology: Building a big future from small things," *MRS bulletin*, vol. 28, pp. 486-491, 2003.
- [26] J. D. Plummer, M. D. Deal, and P. B. Griffin, *Silicon VLSI Technology: Fundamentals, Practice, and Modelling*: Prentice Hall, 2000.
- [27] Z. L. Wang, "Functional Oxide Nanobelts: Materials, Properties and Potential Applications in Nanosystems and Biotechnology," *Annual Review of Physical Chemistry*, vol. 55, pp. 159-196, 2004.
- [28] S. R. Hejazi, H. R. M. Hosseini, and M. S. Ghamsari, "The role of reactants and droplet interfaces on nucleation and growth of ZnO nanorods synthesized by vapor-liquid-solid (VLS) mechanism," *Journal of Alloys and Compounds*, vol. 455, pp. 353-357, 2008.
- [29] J. Park, H.-H. Choi, K. Siebein, and R. K. Singh, "Two-step evaporation process for formation of aligned zinc oxide nanowires," *Journal of Crystal Growth*, vol. 258, pp. 342-348, 2003.
- [30] J. Y. Chen, C. J. Pan, F. C. Tsao, C. H. Kuo, G. C. Chi, B. J. Pong, C. Y. Chang, D. P. Norton, and S. J. Pearton, "Characterization of ZnO nanowires grown on Si (100) with and without Au catalyst," *Vacuum*, vol. 84, pp. 1076-1079 2009.
- [31] M. H. Huang, Y. Wu, H. Feick, N. Tran, E. Weber, and P. Yang, "Catalytic Growth of Zinc Oxide Nanowires by Vapor Transport," *Advanced Materials*, vol. 13, pp. 113-116, 2001.
- [32] S. Y. Li, C. Y. Lee, and T. Y. Tseng, "Copper-catalyzed ZnO nanowires on silicon (1 0 0) grown by vapor-liquid-solid process," *Journal of Crystal Growth*, vol. 247, pp. 357-362, 2003.
- [33] J. X. Wang, D. F. Liu, X. Q. Yan, H. J. Yuan, L. J. Ci, Z. P. Zhou, Y. Gao, L. Song, L. F. Liu, W. Y. Zhou, G. Wang, and S. S. Xie, "Growth of SnO2 nanowires with uniform branched structures," *Solid State Communications*, vol. 130, pp. 89-94, 2004.
- [34] J. Y. Chen, C. J. Pan, F. C. Tsao, C. H. Kuo, G. C. Chi, B. J. Pong, C. Y. Chang, D. P. Norton, and S. J. Pearton, "Characterization of ZnO nanowires grown on Si (100) with and without Au catalyst," *Vacuum*, vol. 83, pp. 1076-1079, 2009.
- [35] M. C. Johnson, S. Aloni, D. E. McCready, and E. D. Bourret-Courchesne, "Controlled Vapor-Liquid-Solid Growth of Indium, Gallium, and Tin Oxide Nanowires via Chemical Vapor Transport," *Crystal Growth & Design*, vol. 6, pp. 1936-1941, 2006.
- [36] M. Kirkham, X. Wang, Z. L. Wang, and R. L. Snyder, "Solid Au nanoparticles as a catalyst for growing aligned ZnO nanowires: a new understanding of the vapour–liquid–solid process," *Nanotechnology*, vol. 18, p. 365304, 2007.
- [37] J. B. K. Law, C. B. Boothroyd, and J. T. L. Thong, "Site-specific growth of ZnO nanowires from patterned Zn via compatible semiconductor processing," *Journal of Crystal Growth*, vol. 310, pp. 2485-2492, 2008.
- [38] H. J. Fan, R. Scholz, F. M. Kolb, and M. Zacharias, "Two-dimensional dendritic ZnO nanowires from oxidation of Zn microcrystals," *Applied Physics Letters*, vol. 85, pp. 4142-4144, 2004.
- [39] H. Y. Dang, J. Wang, and S. S. Fan, "The synthesis of metal oxide nanowires by directly heating metal samples in appropriate oxygen atmospheres," *Nanotechnology*, p. 738, 2003.
- [40] Q. Wan, C. L. Lin, X. B. Yu, and T. H. Wang, "Room-temperature hydrogen storage characteristics of ZnO nanowires," *Applied Physics Letters*, vol. 84, pp. 124-126, 2004.
- [41] Y. Q. Chen, J. Jiang, B. Wang, and J. G. Hou, "Synthesis of tin-doped indium oxide nanowires by self-catalytic VLS growth," *Journal of Physics D: Applied Physics*, p. 3319, 2004.
- [42] Y. Chen, X. Cui, K. Zhang, D. Pan, S. Zhang, B. Wang, and J. G. Hou, "Bulk-quantity synthesis

- and self-catalytic VLS growth of SnO2 nanowires by lower-temperature evaporation," *Chemical Physics Letters*, vol. 369, pp. 16-20, 2003.
- [43] M. O. Orlandi, E. R. Leite, R. Aguiar, J. Bettini, and E. Longo, "Growth of SnO Nanobelts and Dendrites by a Self-Catalytic VLS Process," *The Journal of Physical Chemistry B*, vol. 110, pp. 6621-6625, 2006.
- [44] Z. R. Dai, Z. W. Pan, and Z. L. Wang, "Novel Nanostructures of Functional Oxides Synthesized by Thermal Evaporation," *Advanced Functional Materials*, vol. 13, pp. 9-24, 2003.
- [45] Y.-J. Hsu and S.-Y. Lu, "Vapor—Solid Growth of Sn Nanowires: Growth Mechanism and Superconductivity," *The Journal of Physical Chemistry B*, vol. 109, pp. 4398-4403, 2005.
- [46] Z. W. Pan, Z. R. Dai, and Z. L. Wang, "Nanobelts of Semiconducting Oxides," *Science*, vol. 291, pp. 1947-1949, 2001.
- [47] J. R. Edwards and G. Marr, "Depletion-mode IGFET made by deep ion implantation," *Electron Devices, IEEE Transactions on*, vol. 20, pp. 283-289, 1973.
- [48] B. G. Streetman and S. Banerjee, *Solid State Electronic Devices*, 5 ed.: Prentice-Hall Inc., 2000.
- [49] B. L. Anderson and R. L. Anderson, *Fundamentals of Semiconductor Devices*, 1 ed.: McGraw-Hill, 2005.
- [50] J. Appenzeller, J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess, "Toward Nanowire Electronics," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 2827-2845, 2008.
- [51] S. Heinze, J. Tersoff, R. Martel, V. Derycke, J. Appenzeller, and P. Avouris, "Carbon Nanotubes as Schottky Barrier Transistors," *Physical Review Letters*, vol. 89, p. 106801, 2002.
- [52] R. S. Muller and T. I. Kamins, *Device Electronics for Integrated Circuits*, 3 ed.: John Wiley & Sons. Inc, 2003.
- [53] J. A. Kittl, K. Opsomer, C. Torregiani, C. Demeurisse, S. Mertens, D. P. Brunco, M. J. H. Van Dal, and A. Lauwers, "Silicides and germanides for nano-CMOS applications," *Materials Science and Engineering: B*, vol. 154-155, pp. 144-154, 2008.
- [54] K. Byon, D. Tham, J. E. Fischer, and A. T. Johnson, "Systematic study of contact annealing: Ambipolar silicon nanowire transistor with improved performance," *Applied Physics Letters*, vol. 90, pp. 143513-3, 2007.
- [55] G. Zheng, W. Lu, S. Jin, and C. M. Lieber, "Synthesis and Fabrication of High-Performance n-Type Silicon Nanowire Transistors," *Advanced Materials*, vol. 16, pp. 1890-1893, 2004.
- [56] O. Wunnicke, "Gate capacitance of back-gated nanowire field-effect transistors," *Applied Physics Letters*, vol. 89, pp. 083102-3, 2006.
- [57] Z. Fan, D. Wang, P.-C. Chang, W.-Y. Tseng, and J. G. Lu, "ZnO nanowire field-effect transistor and oxygen sensing property," *Applied Physics Letters*, vol. 85, pp. 5923-5925, 2004.
- [58] M. T. Bjork, H. Schmid, J. Knoch, H. Riel, and W. Riess, "Donor deactivation in silicon nanostructures," *Nat Nano*, vol. 4, pp. 103-107, 2009.
- [59] C. K. Alexander and M. N. O. Sadiku, *Fundamentals of Electric Circuits*, 2 ed.: Tata McGraw-Hill, 2004.
- [60] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*, 5 ed.: Oxford University Press, 2004.
- [61] R. Hejhall, "RF Small Signal Design Using Two-Port Parameters," 1993.
- [62] M. C. P. Wang and B. D. Gates, "Directed assembly of nanowires," *Materials Today*, vol. 12, pp. 34-43, 2009.
- [63] J. Im, I.-H. Lee, B. Y. Lee, B. Kim, J. Park, W. Yu, U. J. Kim, Y. H. Lee, M.-J. Seong, E. H. Lee, Y.-S. Min, and S. Hong, "Direct printing of aligned carbon nanotube patterns for high-performance thin film devices," *Applied Physics Letters*, vol. 94, pp. 053109-3, 2009.
- [64] R. Yerushalmi, Z. A. Jacobson, J. C. Ho, Z. Fan, and A. Javey, "Large scale, highly ordered assembly of nanowire parallel arrays by differential roll printing," *Applied Physics Letters*, vol. 91, pp. 203104-3, 2007.
- [65] Z. Fan, J. C. Ho, T. Takahashi, R. Yerushalmi, K. Takei, A. C. Ford, Y.-L. Chueh, and A. Javey, "Toward the Development of Printable Nanowire Electronics and Sensors," *Advanced Materials*, vol. 21, pp. 3730-3743, 2009.
- [66] A. V. Desai and M. A. Haque, "Sliding of zinc oxide nanowires on silicon substrate," *Applied Physics Letters*, vol. 90, pp. 033102-3, 2007.
- [67] Z. Fan, J. C. Ho, Z. A. Jacobson, R. Yerushalmi, R. L. Alley, H. Razavi, and A. Javey, "Wafer-Scale Assembly of Highly Ordered Semiconductor Nanowire Arrays by Contact Printing," *Nano Letters*, vol. 8, pp. 20-25, 2007.

- [68] D. M. Pirro, A. A. Wessol, and J. G. Wills, Lubrication fundamentals, 2 ed.: CRC Press, 2001.
- [69] M. S. Arnold, P. Avouris, Z. W. Pan, and Z. L. Wang, "Field-Effect Transistors Based on Single Semiconducting Oxide Nanobelts," *The Journal of Physical Chemistry B*, vol. 107, pp. 659-663, 2002.
- [70] F. Hernandez-Ramirez, A. Tarancon, O. Casals, J. Rodriguez, A. Romano-Rodriguez, J. R. Morante, S. Barth, S. Mathur, T. Y. Choi, D. Poulikakos, V. Callegari, and P. M. Nellen, "Fabrication and electrical characterization of circuits based on individual tin oxide nanowires," *Nanotechnology*, vol. 17, pp. 5577-5583, 2006.
- [71] Z. Liu, D. Zhang, S. Han, C. Li, T. Tang, W. Jin, X. Liu, B. Lei, and C. Zhou, "Laser Ablation Synthesis and Electron Transport Studies of Tin Oxide Nanowires," *Advanced Materials*, vol. 15, pp. 1754-1757, 2003.
- [72] A. J. Freeman, K. R. Poeppelmeier, T. O. Mason, R. P. H. Chang, and T. J. Marks, "Chemical and thin-film strategies for new transparent conducting oxides," *MRS bulletin*, vol. 25, pp. 45-51, 2000.
- [73] P. Kofstad, "Defects and transport properties of metal oxides," *Oxidation of Metals*, vol. 44, pp. 3-27, 1995.
- [74] C. G. Van de Walle, "Hydrogen as a Cause of Doping in Zinc Oxide," *Physical Review Letters*, vol. 85, p. 1012, 2000.
- [75] J. Anderson and G. V. d. W. Chris, "Fundamentals of zinc oxide as a semiconductor," *Reports on Progress in Physics*, vol. 72, p. 126501, 2009.
- [76] W. Liu, X. Cao, Y. Zhu, and L. Cao, "The effect of dopants on the electronic structure of SnO2 thin film," *Sensors and Actuators B: Chemical*, vol. 66, pp. 219-221, 2000.
- [77] H. Toyosaki, M. Kawasaki, and Y. Tokura, "Electrical properties of Ta-doped SnO[sub 2] thin films epitaxially grown on TiO[sub 2] substrate," *Applied Physics Letters*, vol. 93, pp. 132109-3, 2008.
- [78] C. Wang, J. Wang, H. Chen, W. Wang, W. Su, G. Zang, and P. Qi, "Effects of Ta2O5 on the grain size and electrical properties of SnO2-based varistors," *Journal of Physics D: Applied Physics*, vol. 36, p. 3069, 2003.
- [79] R. G. Gordon, "Criteria for choosing transparent conductors," *Mrs Bulletin*, vol. 25, pp. 52-57, 2000.
- [80] C. Li, D. Zhang, S. Han, X. Liu, T. Tang, and C. Zhou, "Diameter-Controlled Growth of Single-Crystalline In2O3 Nanowires and Their Electronic Properties," *Advanced Materials*, vol. 15, pp. 143-146, 2003.
- [81] Y.-J. Ma, F. Zhou, L. Lu, and Z. Zhang, "Low-temperature transport properties of individual SnO2 nanowires," *Solid State Communications*, vol. 130, pp. 313-316, 2004.
- [82] H. Kim and A. Pique, "Transparent conducting Sb-doped SnO[sub 2] thin films grown by pulsed-laser deposition," *Applied Physics Letters*, vol. 84, pp. 218-220, 2004.
- [83] N. W. Ashcroft, Mermin, N.D., Solid State Physics. New York: Brooks Cole, 1976.
- [84] R. B. H. Tahar, T. Ban, Y. Ohya, and Y. Takahashi, "Tin doped indium oxide thin films: Electrical properties," *Journal of Applied Physics*, vol. 83, pp. 2631-2645, 1998.
- [85] T. Minami, "Transparent conducting oxide semiconductors for transparent electrodes," *Semiconductor Science and Technology*, vol. 20, pp. S35-S44, 2005.
- [86] Q. Wan, Z. T. Song, S. L. Feng, and T. H. Wang, "Single-crystalline tin-doped indium oxide whiskers: Synthesis and characterization," *Applied Physics Letters*, vol. 85, pp. 4759-4761, 2004.
- [87] M. Law, L. E. Greene, J. C. Johnson, R. Saykally, and P. Yang, "Nanowire dye-sensitized solar cells," *Nat Mater*, vol. 4, pp. 455-459, 2005.
- [88] D. Banerjee, S. H. Jo, and Z. F. Ren, "Enhanced Field Emission of ZnO Nanowires," *Advanced Materials*, vol. 16, pp. 2028-2032, 2004.
- [89] S. A. Dayeh, C. Soci, P. K. L. Yu, E. T. Yu, and D. Wang, "Influence of surface states on the extraction of transport parameters from InAs nanowire field effect transistors," *Applied Physics Letters*, vol. 90, pp. 162112-3, 2007.
- [90] M. Ofuji, K. Abe, H. Shimizu, N. Kaji, R. Hayashi, M. Sano, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, "Fast Thin-Film Transistor Circuits Based on Amorphous Oxide Semiconductor," *Electron Device Letters, IEEE*, vol. 28, pp. 273-275, 2007.
- [91] R. E. Presley, D. Hong, H. Q. Chiang, C. M. Hung, R. L. Hoffman, and J. F. Wager, "Transparent ring oscillator based on indium gallium oxide thin-film transistors," *Solid-State Electronics*, vol.

- 50, pp. 500-503, 2006.
- [92] T. W. Kelley, P. F. Baude, C. Gerlach, D. E. Ender, D. Muyres, M. A. Haase, D. E. Vogel, and S. D. Theiss, "Recent Progress in Organic Electronics: Materials, Devices, and Processes," *Chemistry of Materials*, vol. 16, pp. 4413-4422, 2004.
- [93] D. Wang, Y.-L. Chang, Q. Wang, J. Cao, D. B. Farmer, R. G. Gordon, and H. Dai, "Surface Chemistry and Electrical Properties of Germanium Nanowires," *Journal of the American Chemical Society*, vol. 126, pp. 11602-11611, 2004.
- [94] J. Y. Rosaye, Y. Yasuda, A. Sakai, P. Mialhe, J. P. Charles, and Y. Watanabe, "C-V and C-P characterization sensitivities for fast and slow-state traps in very thin oxide MOSFETs," in *Reliability Physics Symposium Proceedings, 2004. 42nd Annual. 2004 IEEE International*, 2004, pp. 353-356.
- [95] J. Batey and E. Tierney, "Low-temperature deposition of high-quality silicon dioxide by plasmaenhanced chemical vapor deposition," *Journal of Applied Physics*, vol. 60, pp. 3136-3145, 1986.
- [96] A. P. Ghosh, L. J. Gerenser, C. M. Jarman, and J. E. Fornalik, "Thin-film encapsulation of organic light-emitting devices," *Applied Physics Letters*, vol. 86, pp. 223503-3, 2005.
- [97] S.-M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits*, 3rd ed.: Tata McGraw-Hill, 2003.
- [98] B. Xiang, P. Wang, X. Zhang, S. A. Dayeh, D. P. R. Aplin, C. Soci, D. Yu, and D. Wang, "Rational Synthesis of p-Type Zinc Oxide Nanowire Arrays Using Simple Chemical Vapor Deposition," *Nano Letters*, vol. 7, pp. 323-328, 2006.
- [99] W. Lu, J. Xiang, B. P. Timko, Y. Wu, and C. M. Lieber, "One-dimensional hole gas in germanium/silicon nanowire heterostructures," *Proceedings of the National Academy of Sciences of the United States of America*, vol. 102, pp. 10046-10051, 2005.
- [100] J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high-performance field-effect transistors," *Nature*, vol. 441, pp. 489-493, 2006.
- [101] S. Nam, X. Jiang, Q. Xiong, D. Ham, and C. M. Lieber, "Vertically integrated, three-dimensional nanowire complementary metal-oxide-semiconductor circuits," *Proceedings of the National Academy of Sciences*, vol. 106, pp. 21035-21038, 2009.
- [102] S.-H. Kang, D.-K. Hwang, and S.-J. Park, "Low-resistance and highly transparent Ni/indium-tin oxide ohmic contacts to phosphorous-doped p-type ZnO," *Applied Physics Letters*, vol. 86, pp. 211902-3, 2005.
- [103] S. D. Brotherton, "Polycrystalline silicon thin film transistors," *Semiconductor Science and Technology*, vol. 10, pp. 721-738, 1995.
- [104] M. J. Powell, "The physics of amorphous-silicon thin-film transistors," *Electron Devices, IEEE Transactions on*, vol. 36, pp. 2753-2763, 1989.
- [105] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, "Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor," *Science*, vol. 300, pp. 1269-1272, 2003.
- [106] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," vol. 432, pp. 488-492, 2004.
- [107] U. Ozgur, Y. I. Alivov, C. Liu, A. Teke, M. A. Reshchikov, S. Dogan, V. Avrutin, S. J. Cho, and H. Morkoc, "A comprehensive review of ZnO materials and devices," *Journal of Applied Physics*, vol. 98, pp. 041301-103, 2005.
- [108] A. J. Baca, J.-H. Ahn, Y. Sun, M. A. Meitl, E. Menard, H.-S. Kim, Won M. Choi, D.-H. Kim, Y. Huang, and J. A. Rogers, "Semiconductor Wires and Ribbons for High- Performance Flexible Electronics," *Angewandte Chemie International Edition*, vol. 47, pp. 5524-5542, 2008.
- [109] P. Avouris and J. Chen, "Nanotube electronics and optoelectronics," *Materials Today*, vol. 9, pp. 46-54, 2006.
- [110] S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, and J. A. Rogers, "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes," *Nature Nanotechnology*, vol. 2, pp. 230-236, 2007.
- [111] N. Chimot, V. Derycke, M. F. Goffman, J. P. Bourgoin, H. Happy, and G. Dambrine, "Gigahertz frequency flexible carbon nanotube transistors," *Applied Physics Letters*, vol. 91, pp. 153111-3, 2007.
- [112] Q. Cao, H.-S. Kim, N. Pimparkar, J. P. Kulkarni, C. Wang, M. Shim, K. Roy, M. A. Alam, and J.

- A. Rogers, "Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates," *Nature*, vol. 454, pp. 495-500, 2008.
- [113] W. Guo, M. B. Katz, C. T. Nelson, T. Heeg, D. G. Schlom, B. Liu, Y. Che, and X. Q. Pan, "Epitaxial ZnO films on (111) Si substrates with Sc[sub 2]O[sub 3] buffer layers," *Applied Physics Letters*, vol. 94, pp. 122107-3, 2009.
- [114] T. Yuan, J. Y. C. Sun, D. Moy, L. K. Wang, B. Davari, S. P. Klepner, and T. Chung-Yu, "Source—Drain contact resistance in CMOS with self-aligned TiSi2," *Electron Devices, IEEE Transactions on*, vol. 34, pp. 575-580, 1987.
- [115] K. Ip, G. T. Thaler, H. Yang, S. Youn Han, Y. Li, D. P. Norton, S. J. Pearton, S. Jang, and F. Ren, "Contacts to ZnO," *Journal of Crystal Growth*, vol. 287, pp. 149-156, 2006.
- [116] P. Görrn, T. Riedl, and W. Kowalsky, "Encapsulation of Zinc Tin Oxide Based Thin Film Transistors," *The Journal of Physical Chemistry C*, vol. 113, pp. 11126-11130, 2009.
- [117] B. Bayraktaroglu, K. Leedy, and R. Neidhard, "High-Frequency ZnO Thin-Film Transistors on Si Substrates," *Electron Device Letters, IEEE*, vol. 30, pp. 946-948, 2009.