A survey of DA techniques for PLD and FPGA based systems
dc.contributor.author | Venkateswaran, R. | en_US |
dc.contributor.author | Mazumder, Pinaki | en_US |
dc.date.accessioned | 2006-04-10T17:46:31Z | |
dc.date.available | 2006-04-10T17:46:31Z | |
dc.date.issued | 1994-11 | en_US |
dc.identifier.citation | Venkateswaran, R., Mazumder, P. (1994/11)."A survey of DA techniques for PLD and FPGA based systems." Integration, the VLSI Journal 17(3): 191-240. <http://hdl.handle.net/2027.42/31206> | en_US |
dc.identifier.uri | http://www.sciencedirect.com/science/article/B6V1M-47XG93C-25/2/1187dad41be8e2336e3053014a4004c9 | en_US |
dc.identifier.uri | https://hdl.handle.net/2027.42/31206 | |
dc.description.abstract | Programmable logic devices (PLDs) are gaining in acceptance, of late, for designing systems of all complexities ranging from glue logic to special purpose parallel machines. Higher densities and integration levels are made possible by the new breed of complex PLDs and FPGAs. The added complexities of these devices make automatic computer aided tools indispensable for achieving good performance and a high usable gate-count. In this article, we attempt to present in an unified manner, the different tools and their underlying algorithms using an example of a vending machine controller as an illustrative example. Topics covered include logic synthesis for PLDs and FPGAs along with an in-depth survey of important technology mapping, partitioning and place and route algorithms for different FPGA architectures. | en_US |
dc.format.extent | 3147285 bytes | |
dc.format.extent | 3118 bytes | |
dc.format.mimetype | application/pdf | |
dc.format.mimetype | text/plain | |
dc.language.iso | en_US | |
dc.publisher | Elsevier | en_US |
dc.title | A survey of DA techniques for PLD and FPGA based systems | en_US |
dc.type | Article | en_US |
dc.rights.robots | IndexNoFollow | en_US |
dc.subject.hlbsecondlevel | Electrical Engineering | en_US |
dc.subject.hlbtoplevel | Engineering | en_US |
dc.description.peerreviewed | Peer Reviewed | en_US |
dc.contributor.affiliationum | Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122, USA | en_US |
dc.contributor.affiliationum | Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109-2122, USA | en_US |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/31206/1/0000108.pdf | en_US |
dc.identifier.doi | http://dx.doi.org/10.1016/0167-9260(94)90001-9 | en_US |
dc.identifier.source | Integration, the VLSI Journal | en_US |
dc.owningcollname | Interdisciplinary and Peer-Reviewed |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.