Selection of Voltage Thresholds for Delay Measurement
dc.contributor.author | Chandramouli, V. | en_US |
dc.contributor.author | Sakallah, Karem A. | en_US |
dc.date.accessioned | 2006-09-11T14:11:35Z | |
dc.date.available | 2006-09-11T14:11:35Z | |
dc.date.issued | 1997-09 | en_US |
dc.identifier.citation | Chandramouli, V.; Sakallah, Karem A.; (1997). "Selection of Voltage Thresholds for Delay Measurement." Analog Integrated Circuits and Signal Processing 14 (1-2): 9-28. <http://hdl.handle.net/2027.42/44035> | en_US |
dc.identifier.issn | 0925-1030 | en_US |
dc.identifier.issn | 1573-1979 | en_US |
dc.identifier.uri | https://hdl.handle.net/2027.42/44035 | |
dc.description.abstract | Since all physical devices have a finite non-zero responsetime, the notion of delay between the input and output logicsignals arises naturally once digital abstraction is done. Thisdelay should be positive and non-zero, since a physical devicetakes a finite amount of time to respond to the input. Defininga strictly positive delay is not a problem in the abstract domainof logic signals, since input and output ’’events‘‘ are preciselydefined. However, when the signal non-idealities are accountedfor, the notion of events is blurred and it is not obvious howto define delay such that it reflects the causal relationshipbetween the input and the output. By necessity, we define thestart and end points of these events by determining the timeinstants when the signals cross some appropriate voltage thresholds.The selection of these voltage thresholds for logic gates aswell as simple interconnect wires, is the subject of this paper.We begin by a discussion of what we mean by signal delay andhow it arises in a logic gate. With this background, startingfrom ideal inputs to ideal inverters and concluding with physicalinputs to physical inverters, we examine the problem of thresholdselection for inverters through a logical sequence of model refinement,using a combination of analytical and experimental techniques.Based on the insight gained through this analysis, we examinethe problem for multi-input (both static and dynamic) gates aswell as point-to-point interconnect wires. We show that thresholdsderived from the gate‘s DC voltage transfer characteristic removesthe anomalies, such as negative delay and large sensitivity toinput waveshape effects, that can arise with the widely used50% and 10%–90% thresholds. Despite its fundamentalnature, however, we note that the problem of threshold selectionhas received scant attention in the literature. To the best ofour knowledge, this is the first detailed study of this problem. | en_US |
dc.format.extent | 646215 bytes | |
dc.format.extent | 3115 bytes | |
dc.format.mimetype | application/pdf | |
dc.format.mimetype | text/plain | |
dc.language.iso | en_US | |
dc.publisher | Kluwer Academic Publishers; Springer Science+Business Media | en_US |
dc.subject.other | Engineering | en_US |
dc.subject.other | Electronic and Computer Engineering | en_US |
dc.subject.other | Signal Processing | en_US |
dc.subject.other | Thresholds | en_US |
dc.subject.other | Delay | en_US |
dc.subject.other | Delay Measurement | en_US |
dc.subject.other | VTC | en_US |
dc.subject.other | Transition Time | en_US |
dc.subject.other | Interconnect | en_US |
dc.subject.other | Causality | en_US |
dc.title | Selection of Voltage Thresholds for Delay Measurement | en_US |
dc.type | Article | en_US |
dc.subject.hlbsecondlevel | Electrical Engineering | en_US |
dc.subject.hlbtoplevel | Engineering | en_US |
dc.description.peerreviewed | Peer Reviewed | en_US |
dc.contributor.affiliationum | EECS Department, The University of Michigan, Ann Arbor, MI, 48109-2122 | en_US |
dc.contributor.affiliationum | EECS Department, The University of Michigan, Ann Arbor, MI, 48109-2122 | en_US |
dc.contributor.affiliationumcampus | Ann Arbor | en_US |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/44035/1/10470_2004_Article_137059.pdf | en_US |
dc.identifier.doi | http://dx.doi.org/10.1023/A:1008274123958 | en_US |
dc.identifier.source | Analog Integrated Circuits and Signal Processing | en_US |
dc.owningcollname | Interdisciplinary and Peer-Reviewed |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.