

**Low-Power Energy Efficient Circuit Techniques
for Small IoT Systems**

by

Wanyeong Jung

A dissertation submitted in partial fulfillment
of the requirements for the degree of
Doctor of Philosophy
(Electrical Engineering)
in the University of Michigan
2017

Doctoral Committee:

Professor David T. Blaauw, Chair
Assistant Professor Hun-Seok Kim
Associate Professor Kenn R. Oldham
Professor Dennis M. Sylvester

Wanyeong Jung

wanyeong@umich.edu

ORCID iD: 0000-0002-5671-1341

© Wanyeong Jung 2017

To my family

TABLE OF CONTENTS

DEDICATION.....	ii
LIST OF FIGURES.....	viii
LIST OF TABLES.....	xiii
ABSTRACT.....	xiv
CHAPTER 1 Introduction	1
1.1 Powering Small IoT Systems.....	6
1.2 Energy-Efficient Sensor and Data Converter	7
1.3 Improving Sensor Accuracy and Variation.....	9
1.4 Outline of the Dissertation	10
CHAPTER 2 Ultra-Low Power Energy Harvester.....	12
2.1 Introduction.....	12
2.2 Self-Oscillating Voltage Doubler	13
2.2.1 Motivation and Basic Structure	13
2.2.2 Modulation Scheme for Optimum Conversion Efficiency	16
2.2.3 Circuit Implementation	22
2.3 Energy Harvester	25
2.3.1 Overall Structure	25

2.3.2 Conversion ratio modulation.....	27
2.4 Measured Results	29
2.5 Conclusion	37
CHAPTER 3 Low-Power Wide-Range Power Management Unit.....	38
3.1 Introduction.....	38
3.2 Overall Architecture and Operation.....	39
3.3 Key Building Blocks and Techniques.....	41
3.3.1 Switched-Capacitor DC-DC Converters.....	41
3.3.2 Converter Frequency Control Loop.....	42
3.3.3 Load-Proportional Biasing.....	43
3.3.4 Drop Detector for Rapid and Robust Frequency Adjustment.....	44
3.4 Measured Results	46
3.5 Conclusion	47
CHAPTER 4 Rational Conversion Ratio SC DC-DC Converter using Negative Output	
Feedback	49
4.1 Introduction.....	49
4.1.1 Switched-Capacitor DC-DC Converters.....	49
4.1.2 Binary-ratio-reconfigurable SC converters.....	50
4.1.3 Proposed technique to generate arbitrary rational ratio	53
4.2 Rational DC-DC Converter.....	53

4.2.1 Structure of the rational DC-DC converter	53
4.2.2 Operation of the rational DC-DC converter.....	56
4.2.3 Performance analysis of the rational DC-DC converter	60
4.3 Chip Fabrication and Measurement	63
4.3.1 Test Chip Fabrication.....	63
4.3.2 Measurement.....	65
4.4 Conclusion	69
 CHAPTER 5 Fully Digital Capacitance-to-Digital Converter using Iterative Delay-Chain	
Discharge	70
5.1 Introduction.....	70
5.2 Structure of Proposed CDC	71
5.2.1 Basic Operation Scheme	71
5.2.2 Detailed Implementation.....	72
5.2.3 Parasitic Capacitance Cancelation	75
5.2.4 Output Code Calibration	76
5.3 Chip Fabrication and Measured Results	76
5.4 Conclusion	80
 CHAPTER 6 Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based	
Comparator	81
6.1 Introduction.....	81
6.2 Structure and Operation of the Edge-Pursuit Comparator	83

6.3 Analysis of Edge-Pursuit Comparator Performance.....	86
6.3.1 Operational Analysis in Phase Domain	87
6.3.2 Comparison Time and Energy	90
6.3.3 Input Referred Noise.....	91
6.4 Discussion on Characteristics of Edge-Pursuit Comparator.....	93
6.4.1 Input Noise Tunability.....	93
6.4.2 Automatic Energy Scaling.....	95
6.4.3 Energy vs. Noise Efficiency	97
6.4.4 Offset.....	101
6.5 SAR ADC with Edge-Pursuit Comparator	103
6.6 Measured Results	107
6.7 Conclusion	112
CHAPTER 7 Fully-Integrated Voltage / Temperature Lock with On-Chip Oven Control	114
7.1 Introduction.....	114
7.2 Simultaneous Voltage-Temperature Lock Concept.....	115
7.3 Implementation Detail	116
7.4 Measurement Results	119
CHAPTER 8 Conclusion.....	123
8.1 Summary of Contributions.....	123

8.2 Future Research Directions.....	124
BIBLIOGRAPHY	127

LIST OF FIGURES

Figure 1.1 Theoretical / actual scaling trend of delay and energy. [2]	1
Figure 1.2 “Cost/Area \times Area/Transistor = Cost/Transistor.” [2], recited from [3]	2
Figure 1.3 “Core counts on processors published at ISSCC.” [1]	2
Figure 1.4 “Clock frequency scaling trends.” [1]	3
Figure 1.5 “More than Moore” devices. [5].....	3
Figure 1.6 Dual trend of “miniaturization of digital functions (More Moore)” and “functional diversification (More than Moore)”. [5]	4
Figure 1.7 “Sensors will populate the world of IoE” [7]	5
Figure 2.1 Structure of a conventional capacitive voltage doubler.	14
Figure 2.2 Basic structure of the proposed self-oscillating voltage doubler.....	15
Figure 2.3 Rough dependency of voltage doubler loss elements on Δ	19
Figure 2.4 Leakage loss model of the voltage doubler.	20
Figure 2.5 Implementation of the voltage doubler with frequency modulation.	22
Figure 2.6 Detailed implementation (left) and timing diagram (right) of the delay block.	23
Figure 2.7 Detailed implementation of the voltage divider (left) and the charge pump (right) from Figure 2.4.	24
Figure 2.8 Overall energy harvester architecture.....	25
Figure 2.9 5-stage bootstrapped ring oscillator for voltage doublers with lower V_{TH} switches and its timing diagram (top right).	26

Figure 2.10 Dual switching scheme for the harvester to reconfigure its conversion ratio while maintaining its capability of self-startup.....	28
Figure 2.11 Die micrograph of 0.18 μ m CMOS test chip. Total flying cap sizes of the standalone voltage doubler and the harvester are 54pF and 600pF, respectively.....	29
Figure 2.12 Measured results of the voltage doubler.....	30
Figure 2.13 Measured results of the harvester with different conversion ratios.....	31
Figure 2.14 Measured results of the harvester at different V_{IN}	31
Figure 2.15 Measured results of the harvester with a 0.84mm ² silicon solar cell at the input.	32
Figure 2.16 Measurement setup for the second harvester chip's self-starting behavior.....	33
Figure 2.17 Cold start behavior of the harvester powered by a 1.33mm ² solar cell. Output is connected to a capacitor. Light is turned on at some time between 0 ~ 20s.....	34
Figure 2.18 Measured results of the harvester in different temperatures, with solar cell $I_{SC} = 180nA$	34
Figure 2.19 Micrograph of a small M ³ wireless sensor node system [9] with harvester (top right), and a graph of measured battery voltage (bottom) showing that its battery is continuously charged by the harvester during system operation.	35
Figure 3.1 Overall architecture of the complete power-management system and its operation...	39
Figure 3.2 Structure of SC Converters.....	41
Figure 3.3 Frequency control loop for each SC converter with load-proportional biasing scheme.	43
Figure 3.4 Die micrograph of a test chip.	45
Figure 3.5 Measured performance vs. input voltage.....	45
Figure 3.6 Measured drop detector operation.	46

Figure 3.7 performance vs. output power.	46
Figure 4.1 SAR SC DC-DC converter. [7]	51
Figure 4.2 Recursive SC DC-DC converter. [29].....	51
Figure 4.3 Recursive DC-DC converter redrawn	54
Figure 4.4 Structure of the proposed rational converter.	55
Figure 4.5 Example configuration for 4/13 conversion ratio ($A \leq 1$).....	57
Figure 4.6 Example configuration for 9/11 conversion ratio ($A > 1$).....	59
Figure 4.7 Conduction loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.	62
Figure 4.8 Switching loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.....	62
Figure 4.9 Switching loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.....	63
Figure 4.10 Structure of a general reconfigurable DC-DC converter.....	64
Figure 4.11 Structure of voltage negators.....	65
Figure 4.12 Die micrograph of the test chip.	65
Figure 4.13 Measured efficiency vs. V_{OUT} of the rational and recursive converters. Ratios for optimum efficiency between 2/3 and 15/16 for the rational converter are noted as examples.	66
Figure 4.14 Output conductance comparison among rational, SAR, and recursive converters at ratios around 2/3.	67
Figure 4.15 Output conductance comparison at 1/3 conversion ratio.	67
Figure 4.16 Output conductance comparison at 2/5 conversion ratio.	68

Figure 5.1 Basic structure of the proposed CDC.	71
Figure 5.2 Basic operation scheme of the proposed CDC.	72
Figure 5.3 Detailed implementation of the CDC.	73
Figure 5.4 Detailed timing diagram of the CDC.	74
Figure 5.5 Technique for parasitic capacitance cancelation.	76
Figure 5.6 Die micrograph of the 40nm CMOS test chip.	77
Figure 5.7 Measured CDC resolution and linearity error.	78
Figure 5.8 Measured CDC temperature sensitivity before and after calibration.	78
Figure 5.9 Measured results with capacitive pressure sensor with parasitic cancelation.	79
Figure 6.1 Required energy for comparison vs. input difference. (a) Conventional comparators wasting most energy for large input difference. (b) Energy scaling saved wasted energy for comparison.	81
Figure 6.2 Structure of the edge-pursuit comparator.	83
Figure 6.3 Operation of the edge-pursuit comparator.	84
Figure 6.4 Output of the EPC vs. time during comparison. Output waveform changes according to (a) the polarity of the $ V_{INP} - V_{INM} $ (b) amount of the input signal difference.	84
Figure 6.5 Simplified delay cell model for noise estimation.	86
Figure 6.6 Operation of EPC in phase domain.	87
Figure 6.7 Simulated input referred noise vs. (a) delay cell size and (b) number of delay cell. ..	94
Figure 6.8 Graph of the EPC's scaling factor Sk	96
Figure 6.9 Comparisons during SAR ADC conversion in the energy-worst case.	96
Figure 6.10 Conventional dynamic comparators. (a) Single-stage [38], [50]. (b) Two-stage [39].	98

Figure 6.11 Comparison of simulated comparator performances among EPC and conventional 1-stage [38], [50] and 2-stage [39] comparators. (a) Probability for output “high”, inferring input-referred noise. (b) Comparison energy vs. input signal difference. .	101
Figure 6.12 Simulated input-referred offset voltage vs. number of delay cell.	102
Figure 6.13 15-bit SAR ADC architecture with EPC and dual CDAC for high resolution.	102
Figure 6.14 Probability distribution function of the comparison time at $V_{IN}=0$	103
Figure 6.15 Operation of 5-bit find CDAC during fine-bit decision. (a) Initial state. (b) After a comparison with “COMP=0” (c) After another comparison with “COMP=0”.....	104
Figure 6.16 Operation principle of the fine-bit CDAC generating small voltage change.	105
Figure 6.17 Comparison between techniques for high-resolution CDAC. (a) Bridge-capacitor scheme [53], [54] (b) Presented common-mode switching CDAC.	106
Figure 6.18 Die photograph of 15-bit SAR ADC with EPC.....	108
Figure 6.19 Measured average comparison energy of the EPC vs. SAR ADC bit position.	108
Figure 6.20 Measured DNL and INL.....	109
Figure 6.21 Measured SNDR and SFDR vs. input signal frequency.....	109
Figure 6.22 Measured frequency spectrum.....	110
Figure 6.23 Measured power consumption of the SAR ADC at Nyquist frequency.....	111
Figure 7.1 Main concept of the voltage / temperature simultaneous lock.	115
Figure 7.2 Overall architecture of the implemented test circuit.	117
Figure 7.3 Detailed oscillator implementation.....	118
Figure 7.4 Structure of the on-chip heater.	118
Figure 7.5 Die micrograph.....	120
Figure 7.6 Measurement Results.....	121

LIST OF TABLES

Table 2.1 Switch mapping for harvester's overall conversion ratio control from $9\times$ to $23\times$	28
Table 2.2 Performance summary and comparison of the standalone voltage doubler.	36
Table 2.3 Performance summary and comparison of the harvester.	36
Table 3.1 Performance summary and comparison.	47
Table 4.1 Comparison of the number of configurable ratios in rational and binary converters. ..	60
Table 4.2 Performance summary and comparison.	68
Table 5.1 Performance summary and comparison.	80
Table 6.1 ADC Performance summary and comparison.	111
Table 7.1 Performance summary.	122

ABSTRACT

Although the improvement in circuit speed has been limited in recent years, there has been increased focus on the internet of things (IoT) as technology scaling has decreased circuit size, power usage and cost. This trend has led to the development of many small sensor systems with affordable costs and diverse functions, offering people convenient connection with and control over their surroundings. This dissertation discusses the major challenges and their solutions in realizing small IoT systems, focusing on non-digital blocks, such as power converters and analog sensing blocks, which have difficulty in following the traditional scaling trends of digital circuits.

To accommodate the limited energy storage and harvesting capacity of small IoT systems, this dissertation presents an energy harvester and voltage regulators with low quiescent power and good efficiency in ultra-low power ranges. Switched-capacitor-based converters with wide-range energy-efficient voltage-controlled oscillators assisted by power-efficient self-oscillating voltage doublers and new cascaded converter topologies for more conversion ratio configurability achieve efficient power conversion down to several nanowatts.

To further improve the power efficiency of these systems, analog circuits essential to most wireless IoT systems are also discussed and improved. A capacitance-to-digital sensor interface and a clocked comparator design are improved by their digital-like implementation and operation in phase and frequency domain. Thanks to the removal of large passive elements and complex

analog blocks, both designs achieve excellent area reduction while maintaining state-of-art energy efficiencies.

Finally, a technique for removing dynamic voltage and temperature variations is presented as smaller circuits in advanced technologies are more vulnerable to these variations. A 2-D simultaneous feedback control using an on-chip oven control locks the supply voltage and temperature of a small on-chip domain and protects circuits in this locked domain from external voltage and temperature changes, demonstrating 0.0066 V/V and 0.013 °C/°C sensitivities to external changes. Simple digital implementation of the sensors and most parts of the control loops allows robust operation within wide voltage and temperature ranges.

CHAPTER 1

Introduction

In recent years, benefits from process scaling have become limited by side effects of scaling such as short-channel effects, leakages, and interconnect parasitic effects [1], [2]. This has resulted in a reduction in gate-delay scaling (Figure 1.1 [2]), which has been limiting the speed improvement of circuits solely by scaling previous circuits to new technology. This has necessitated architectural changes to maintain the expected trend of overall performance improvement. Fortunately, scaling trends of switching energy (Figure 1.1), and area and cost per transistor (Figure 1.2) still maintain as expected and hence, the overall performance has been able to grow by integrating more functional blocks without increasing overall area, cost and energy budgets.




Figure 1.1 Theoretical / actual scaling trend of delay and energy. [2]




Figure 1.2 “Cost/Area × Area/Transistor = Cost/Transistor.” [2], recited from [3]

Reflecting on these trends, parallel computing has become widespread as an alternative way to continue to improve performance while clock frequency improvement has slowed in the past decade as shown in Figure 1.3 and Figure 1.4. Despite of the limitation of the parallelism due to the challenges in hardware design and limited degree of parallelism in certain algorithms, parallel computing has seen significant success in certain useful algorithms and has opened a new application area of circuit design. For example, deep learning is receiving strong attention recently in order to improve performance in machine learning and signal processing, with help of new algorithmic and architectural trials involving massive degrees of parallelism. [4]




Figure 1.3 “Core counts on processors published at ISSCC.” [1]




Figure 1.4 “Clock frequency scaling trends.” [1]

On the other hand, maintained cost reduction trends for the same function has enabled another direction to expand the power of the circuit, by broadening its applications towards the areas that were unrealistic in old process technologies due to their costs or other resource requirements. Circuits and systems that do not necessarily need performance improvement can be made with lower area, cost and energy requirement, and realize more integration of diversified functions that interact with the outside environment, which is designated “More-than-Moore” in [5] (Figure 1.5).




Figure 1.5 “More than Moore” devices. [5]

Combined with the traditional processing performance improvement trends, this functional diversification trend can make a breakthrough in these new application areas and help people improve their quality of life as depicted in Figure 1.6. One good example of these combined trends can be found in recent success of smart phones. The performance of a smart phone is not better than a personal computer or a mobile laptop, but this new type of personal device has gained many new applications and changed our life thanks to its much smaller size and better mobility. Always connected to both an end-user and the Internet, a smart phone plays a role in building an intimate connection between the user and the Internet. On top of that, embedded sensors in smart phones have extended the possible applications by processing collected environmental data from those sensors such as camera, microphone and GPS in the network.




Figure 1.6 Dual trend of “miniaturization of digital functions (More Moore)” and “functional diversification (More than Moore)”. [5]

The concept of the Internet of Things (IoT) expands this approach [6], [7], by trying to connect a person to not only the Internet, but also other surrounding objects around him/her. The

“objects” do not need to be restricted to certain types of electronic devices; rather than that, they can incorporate everything in our life, so that people feel always connected and have control over all the matters around them, including home appliance, car, or environment itself such as temperature, background music or light intensity in a room.

To broaden possible applications of the IoT area, it is important to collect and process data from many different sources. A sensor system is specialized in collecting environmental data and this plays a key role in connecting the IoT network to the real world. Advanced process technology enables implementation of circuits with the same functionality with smaller size and cost, and will allow many small sensor node systems to collect various environmental data with affordable total cost as expected in [7] (Figure 1.7). However, the reduced form factor of each sensor node draws additional challenges as many of the key components in the sensor systems does not follow the traditional scaling trend of digital circuits. In this dissertation, these new challenges in non-digital blocks such as power management and sensor interface blocks are discussed, while exploring possible solutions.




Figure 1.7 “Sensors will populate the world of IoE” [7]

1.1 Powering Small IoT Systems

Recent advances in low power circuits have enabled mm-scale wireless sensor node systems [8], [9], but providing power into those small IoT systems is not simple. Wiring through a power adaptor and cables from the wall outlet significantly increase total system size and cost. Embedding a battery in a system is not a good solution when solely used due to its limited energy capacity at this small form factor. Expecting increase of the number of IoT devices per person in the future, this short battery time can burden an end-user for charging too many devices repeatedly in a short period. Energy harvesting is an attractive way to replenish dissipated power from the battery and extend its battery time up to semi-permanent operation without any manual recharge, and combined with its expected low production cost, can enable an end-user to “install and forget” such sensors. However, the same size limitation restricts the amount of harvested power, which can be as low as tens of nW for mm-scale photovoltaic cells in indoor conditions. Efficient DC-DC up-conversion at such low power levels (for battery charging) is challenging, and to solve this, this dissertation presents an energy harvester using new switched-capacitor voltage-doubler circuit that maintains high power conversion efficiency over a very wide power level range.

After energy harvesting, harvested energy stored in a battery has to be converted to the proper voltage level and supplied to each load circuit. In a small IoT system where the amount of stored energy is limited, having a good power-management unit (PMU) for such power conversion and distribution is important in improving overall energy utilization efficiency. The system’s small form factor and chip size renders the use of inductive power conversion unfavorable, but adopting switched-capacitor (SC) DC-DC converters raises a second issue in controlling its conversion ratio because multiple-ratio reconfigurable converter is not as efficient as simple fixed-ratio converters. In addition, different from inductive conversion where single-inductor multiple-output converters

have been presented, it is difficult to generate multiple output voltage level using a single capacitive converter, which is important to optimize energy consumption in many IoT systems where different blocks have different optimum operating voltage level. In this dissertation, a fully integrated power management system that converts an input voltage within a 0.9V-4V range to 3 fixed output voltages, 0.6V, 1.2V, and 3.3V, is presented. While maintaining converter efficiency by limiting the number and level of the output voltages to 3 fixed voltage level, it also offers a choice of voltage for a load circuit so that the load circuit does not lose too much efficiency by using a voltage far off the optimum level.

To improve the number of configurable ratios and conversion efficiency from the binary-reconfigurable converter, a new reconfigurable SC DC-DC converter topology is presented in this dissertation so that it can be reconfigured to have any arbitrary rational conversion ratio: p/q , $0 < p < q \leq 2^N + 1$. The key idea of the design, which we refer to as a rational DC-DC converter, is to incorporate negative voltage feedback into the cascaded converter stages using negative-generating converter stages (“voltage negators”); this enables reconfiguring of both the numerator p and denominator q of the conversion ratio. With help from the current supply of the voltage negators, output conductance becomes comparable to conventional few-ratio SC DC-DC designs. Hence, the proposed design achieves a resolution higher than previous binary SC converters while maintaining the conversion efficiency of dedicated few-ratio SC converters.

1.2 Energy-Efficient Sensor and Data Converter

As the real world is analog, a sensor system that reads environmental variables usually require an analog sensor interface and an analog-to-digital converter. Hence, in addition to power

harvesting and management systems, a second important challenge of reducing the size of a sensor system is from these analog sensing parts. While most digital circuits can be relatively easily scaled with new process technology, analog circuits cannot in many cases [1], [4]. Because of the thermal noise limit of analog circuits, their current consumption is difficult to reduced. Reducing the level of supply voltage is also limited to maintain an optimum overdrive voltage at each transistor and enough signal swing at each signal path. Short-channel effects reduce the gain of each amplifier stage, making it difficult to get desired signal gain while maintaining loop stability. In addition, the size of the analog circuits is more difficult to scale than digital circuits, especially when they require passive elements such as resistors or capacitors.

This dissertation presents two related works in advanced processes, where the difficulty of analog circuit scaling is overcome by switching the structure and operation principle from traditional analog to a more digital approach. In these works, analog signals that have been traditionally represented in terms of voltage or current are represented as frequency, count or phase instead, which helps extend the signal swing and also facilitates digital processing downstream. Furthermore, this extended signal swing in phase domain can remove area-consuming passive elements such as load capacitors and biasing resistors, enabling significant area reduction.

First, a fully-digital capacitance-to-digital converter (CDC) with a new iterative delay-chain discharge scheme is presented, where a ring-oscillator is used to discharge current from the sensed capacitor. By using a simple ring-oscillator to discharge or transfer charge from the sensed capacitor instead of using a complex current sources or switched-capacitor circuits, this circuit enables a simple, fully digital conversion scheme that is inherently linear over a wide range.

Second, a new energy-efficient ring oscillator collapse-based comparator, which we refer to as an edge-pursuit comparator (EPC), is presented. With help of limitless phase integration, this

comparator automatically adjusts its performance by changing the comparison energy according to its input difference without any control, eliminating unnecessary energy spent on coarse comparisons. Furthermore, a detailed analysis of the EPC in the phase domain shows improved energy efficiency over conventional comparators even without the automatic comparison energy scaling, and wider resolution tuning capability with small load capacitance and area. The EPC is used in a SAR ADC design, which supplements a 10-bit differential coarse CDAC with a 5-bit common-mode CDAC. This offers an additional 5 bits of resolution with common mode to differential gain tuning that improves linearity by reducing the effect of switch parasitic capacitance.

1.3 Improving Sensor Accuracy and Variation

As discussed above, challenges in implementing small sensor systems can be addressed by the proposed approaches so that a sensor system can efficiently distribute its harvested energy to operate an energy-efficient sensor to read environmental variables. However, there still exists an unresolved challenge – sensor offset due to process variation and environmental factors. Static offset can be easily removed by 1-point calibration, but the amount of offset is affected by different types of process, voltage and temperature (PVT) variations, so that it changes constantly and degrades the accuracy of sensor readout. As the sensor size becomes smaller, the effect of these variations can become more serious, as local process variation or voltage / temperature fluctuation are not averaged throughout the whole sensor area because of its too small in size.

To help overcome this challenge, an on-chip voltage / temperature locking circuit is proposed in this dissertation to remove offset variation from voltage and temperature change.

Rather than compensating for temperature and voltage variation, variation-sensitive circuits such as reference generators or high-fidelity analog circuits can operate in this locked domain to reduce their variation across voltage and temperature. Using the references in this locked domain as the standard references, other on-chip circuits can be repeatedly calibrated to maintain accuracy when its environment changes. Despite its relatively large power consumption for on-chip heating, its fast locking speed from local heating will limit the energy consumption per new calibration and calibrations need to be performed only periodically.

1.4 Outline of the Dissertation

This dissertation proposes circuit techniques to solve several major problems in implementation of small sensor systems. Limitation of energy in a small form factor is resolved by energy harvesting and improving energy utilization efficiency of power management units and actual sensors. Difficulties of analog circuit scaling are overcome by more digital-like implementation. Remaining offset issue is solved by voltage / temperature locking for variation removal.

Chapter 2 presents an ultra-low power energy harvesting circuit that can harvest from as low as 3nW power source, which corresponds to output power level from 1mm² solar cell under dim room light. Chapter 3 presents a power management system that maintains >60% conversion efficiency within very wide output power range of 20nW to 0.5mW, covering almost entire operating range a sensor system. Chapter 4 presents a new reconfigurable converter topology for better conversion efficiency and output conductance. As a result of efficiency improvement, a test chip implemented in 0.18μm CMOS offers 79 conversion ratios using only 3 cascaded converter

stages and 2 voltage negator stages, and achieves >90% efficiency when downconverting from 2V to a 1.1-to-1.86V output voltage range.

Chapter 5 presents a capacitance-to-digital converter in which most analog operation is implemented in digital manner. As a result, a test chip fabricated in 40nm CMOS performs conversion across a very wide capacitance range of 0.7pF to over 10nF with < 0.06% linearity error, while showing 35.1pJ conversion energy and 141fJ/c-s FoM with 11.3pF input capacitance, which marks the lowest conversion energy and FoM reported. Chapter 6 presents a SAR ADC using new, oscillator-collapse based energy efficient clocked comparator. A test chip fabricated in 40nm CMOS shows 74.12 dB SNDR and 173.4 dB FOMs. With the full ADC consuming 1.17 μ W, the comparator consumes 104 nW, which is only 8.9% of the full ADC power, proving the comparator's energy efficiency.

Chapter 7 presents an on-chip variation removal circuit. By using on-chip local oven control, both voltage and temperature of a local domain is locked at certain constant level and variation from voltage and temperature changes are removed in the domain. A test chip is fabricated in 14nm FinFET process shows 0.0066 V/V voltage sensitivity and 0.013 $^{\circ}$ C/ $^{\circ}$ C ambient temperature sensitivity with the accompanying heater consuming \sim 2 mW / $^{\circ}$ C.

Finally, charter 8 concludes the dissertation by summarizing the contributions and discuss several possible research directions in the future. Related publications from the author is listed below.

CHAPTER 2

Ultra-Low Power Energy Harvester

2.1 Introduction

Energy harvesting is an attractive way to power such systems due to the limited energy capacity of batteries at these form factors. However, the same size limitation restricts the amount of harvested power, which can be as low as tens of nW for mm-scale photovoltaic cells in indoor conditions. Efficient DC-DC up-conversion at such low power levels (for battery charging) is extremely challenging and has not yet been demonstrated.

Boost DC-DC converters are widely used to harvest energy from DC sources and yield high conversion efficiency [10]–[13]. However, they require a large off-chip inductor at low harvested power levels, increasing system size. Alternatively, switched-capacitor (SC) DC-DC converters can be fully integrated on-chip and are favored for form-factor constrained applications [14]–[21]. At low power levels, SC converter efficiency is constrained by the overheads of clock generation and level-conversion to drive the switches. As a result, efficient SC converter operation has been limited to the μW range.

This dissertation presents a fully integrated switched-capacitor energy harvester that consists of cascaded self-oscillating voltage doublers. In each voltage doubler, an oscillator is completely

internalized and clocking power overhead is reduced. The reduced power overhead of both clock generation and level shifting enables the harvester to operate with very weak power sources, as low as a few nWs. By completely integrating the clock generation in the SC, the overhead scales with the current load resulting in a very wide load range of $\sim 1000\times$. By adjusting the number of cascaded voltage doublers as well as with a new method of modulating the low voltage applied to each doubler stage, the overall conversion ratio can be configured between $9\times$ and $23\times$.

2.2 Self-Oscillating Voltage Doubler

2.2.1 Motivation and Basic Structure

As shown in Figure 2.1, conventional SC DC-DC voltage doublers generally consist of three parts: clock generator, level shifter and switched capacitor network (SCN). The clock generator produces a clock, which is fed into the level shifters. The level shifters take the clock and create switch control signals for the SCN. As the clock oscillates, the SCN periodically changes its connections to generate the output voltage. Each of these blocks introduces power overhead, reducing efficiency. Looking at each transistor in the complete converter circuit, the dynamic power consumption of SCN switches directly contributes to generating output power, whereas the clock generator and level shifter power consumption does not contribute to output power. As a result, the basic motivation of the proposed self-oscillating voltage doubler is to remove the unnecessary power consumption of those secondary blocks and transistors.

Figure 2.2 shows the basic structure of the self-oscillating voltage doubler. It consists of two stacked ring oscillators with output nodes of corresponding stages connected through flying

caps ($C_1 \sim C_N$). In each stage, inverters from the top and bottom ring either charge or discharge the flying cap, thereby transferring power to the upper ring. Simultaneously, the inverters drive the next stage in their ring, creating a multi-phase DC-DC converter with overlapping charge/discharge phases and self-sustaining operation. Every transistor in this structure is essentially a flying cap switch and hence dynamic power loss is minimized since there are no superfluous transistors. The natural multi-phase operation reduces output voltage ripple with little cost.




Figure 2.1 Structure of a conventional capacitive voltage doubler.




Figure 2.2 Basic structure of the proposed self-oscillating voltage doubler.

Another advantage of this structure lies in reduced level shifting overhead. Conventional level shifters generally use output keepers, which generate contention loss in addition to dynamic power loss. This contention loss comes from the timing mismatch among the signals of a level shifter; depending on the amount of mismatch, contention loss can dominate dynamic power consumption and greatly reduce overall efficiency. Several previous SC voltage converters have used nonoverlapping clocks to reduce level shifting contention loss [17]–[19]. However, this introduces another overhead, i.e., generation of the nonoverlapping clocks. Additionally, such a converter does not actively convert power during the nonoverlapping periods, reducing its maximum output power.

The self-oscillating voltage doubler has no dedicated level shifter because both ring oscillators actively generate their own clock signals. However, contention loss can still arise from phase mismatch between the two oscillations. This is mitigated by the fact that the two oscillators

are synchronized at every stage and hence the amount of mismatch is very small, avoiding the need for nonoverlapping clocks. According to simulation results, phase mismatch is less than 1% of a fanout-of-4 (FO4) inverter delay, and contention loss from this mismatch is also under 1% of total dynamic power loss.

The self-oscillating voltage doubler is capable of self-startup regardless of its initial state. When V_{IN} is initially supplied to V_{MED} , the bottom oscillator starts oscillating. In each SCN stage of the doubler, both the nodes before and after the flying cap driver are coupled between the top and bottom oscillator. Therefore, even when V_{HIGH} is very low and the top oscillator is not oscillating by itself, the coupled nodes in the top oscillator will be rising and falling, and hence electrical charge is transferred to V_{HIGH} solely due to the driving capability of the bottom oscillator. Due to this fluctuation of the top nodes, V_{HIGH} can rise above the average voltage level of the top nodes. As V_{HIGH} becomes higher, the average level of the top nodes also increases, forming a positive feedback that raises V_{HIGH} above V_{MED} . As V_{HIGH} rises higher than V_{MED} , the top oscillator starts normal oscillation on its own. Because the top oscillator is initially much weaker than the bottom, the top oscillation is naturally synchronized to the bottom oscillator. After synchronization, the voltage doubler starts normal operation, continually generating output power.

2.2.2 Modulation Scheme for Optimum Conversion Efficiency

The self-oscillating voltage doubler is modulated to maintain optimum conversion efficiency over a wide range of output power levels. The specific goal of the modulation is to balance conduction and switching losses by examining the ratio of output to input voltages ($R_{DIV} = V_{OUT} / V_{IN}$). A low R_{DIV} indicates a large voltage across the switches and dominant conduction

loss. Conversely, high R_{DIV} indicates low conduction loss (zero as $R_{DIV} \rightarrow 2$) and more dominant switching losses due to a higher frequency needed to transfer the same amount of load current.

To find optimum R_{DIV} , we first define C_{FLY} as the total amount of flying cap, f as the oscillation frequency, and Δ as the amount of voltage drop:

$$\Delta = 2V_{IN} - V_{OUT} . \quad (2.1)$$

The voltage doubler operates in a multi-phase manner with low ripple, and hence V_{OUT} is assumed to be constant in this analysis. In this case the input power to the voltage doubler P_{IN} can be approximately written as

$$P_{IN} = 2C_{FLY}V_{IN}\Delta f , \quad (2.2)$$

by additionally assuming that $\Delta \ll V_{IN}$ and that the top and the bottom oscillators have similar total parasitic capacitances. With these additional assumptions, the active current going out from V_{HIGH} to V_{MED} through the top oscillator is nearly reused as the active current flowing from V_{MED} into V_{LOW} through the bottom oscillator. Therefore, only a small portion of the total parasitic effect, or switching loss, is actually incorporated into the true input power, hence the approximate equation is relatively accurate. Simulation results also support the existence of this current reuse and the P_{IN} approximation. For example, in a simulation with $\Delta = 0.2V_{IN}$, true input power differs from P_{IN} in Equation (2.2) only less than 15% of the total switching loss.

Conduction loss L_C comes from the effective internal resistances of the voltage converter. Assuming DC at the power rails, this loss is the same as the loss from charge sharing, and can be written as

$$L_C = C_{FLY}\Delta^2 f . \quad (2.3)$$

Switching loss L_S is the total dynamic power loss in the voltage doubler:

$$L_S = \left(\sum_{non-flying} \alpha_i C_i V_{swing_i}^2 \right) f = C_{EFF} V_{IN}^2 f , \quad (2.4)$$

where C_i is every non-flying capacitor including parasitic capacitance, and V_{SWING} and α are the voltage swing and activity factor of each non-flying capacitor, respectively. C_{EFF} is defined as

$$C_{EFF} = \sum_{non-flying} \alpha_i C_i \frac{V_{SWING_i}^2}{V_{IN}^2} \cong \sum_{non-flying} C_i , \quad (2.5)$$

and is independent of the oscillation frequency. This value depends on Δ because the V_{SWING} of the top oscillator nodes depend on Δ , however it is fairly constant with $\Delta \ll V_{IN}$.

The ratio of these losses to input power can then be written as:

$$\frac{L_C}{P_{IN}} = \frac{C_{FLY} \Delta^2 f}{2 C_{FLY} V_{IN} \Delta f} = \frac{\Delta}{2 V_{IN}} \quad (2.6)$$

and

$$\frac{L_S}{P_{IN}} = \frac{C_{EFF} V_{IN}^2 f}{2 C_{FLY} V_{IN} \Delta f} = \frac{C_{EFF} V_{IN}}{2 C_{FLY} \Delta} . \quad (2.7)$$

These two ratios are clear functions of Δ . Assuming $\Delta \ll V_{IN}$ and neglecting the weaker dependency of C_{EFF} on Δ , the inequality of arithmetic and geometric means:

$$\frac{x + y}{2} \geq \sqrt{xy} \quad (2.8)$$

can be applied as illustrated in Figure 2.3, to obtain the lower bound of total loss ratio:

$$\frac{L_{TOTAL}}{P_{IN}} = \frac{L_C + L_S}{P_{IN}} = \frac{\Delta}{2 V_{IN}} + \frac{C_{EFF} V_{IN}}{2 C_{FLY} \Delta} \geq \sqrt{\frac{\Delta}{V_{IN}} \times \frac{C_{EFF} V_{IN}}{C_{FLY} \Delta}} = \sqrt{\frac{C_{EFF}}{C_{FLY}}} . \quad (2.9)$$




Figure 2.3 Rough dependency of voltage doubler loss elements on Δ .

Therefore, maximum efficiency η_{MAX} is

$$\eta_{MAX} = 1 - \left(\frac{L_{TOTAL}}{P_{IN}} \right)_{MIN} = 1 - \sqrt{\frac{C_{EFF}}{C_{FLY}}}, \quad (2.10)$$

when the following equality condition is satisfied:

$$\frac{\Delta}{2V_{IN}} = \frac{C_{EFF}V_{IN}}{2C_{FLY}\Delta}, \quad (2.11)$$

put differently:

$$\frac{\Delta}{V_{IN}} = \sqrt{\frac{C_{EFF}}{C_{FLY}}} = \left(\frac{L_{TOTAL}}{P_{IN}} \right)_{MIN}, \quad (2.12)$$

or

$$R_{DIV} = \frac{V_{OUT}}{V_{IN}} = 2 - \frac{\Delta}{V_{IN}} = 2 - \sqrt{\frac{C_{EFF}}{C_{FLY}}} = 1 + \eta_{MAX} . \quad (2.13)$$

Therefore, as long as the circuit operates properly and these two losses are dominant, its optimum efficiency is nearly a constant value that is determined by the ratio of total parasitic capacitances to the total flying capacitances C_{FLY} , and R_{DIV} at optimum efficiency is also a constant.




Figure 2.4 Leakage loss model of the voltage doubler.

As output power becomes smaller, leakage power loss becomes dominant over the conduction and switching losses. Leakage loss can be modeled as a constant current sink attached to the output node, as shown in Figure 2.4. In simulation, amount of equivalent leakage current, I_{LEAK} , does not vary over 8% across a wide output voltage range ($V_{IN} < V_{OUT} < 2 \times V_{IN}$). In this model, overall conversion efficiency is

$$\eta_{overall} = \eta_{without-leakage} \times \frac{I_{LOAD}}{I_{LOAD} + I_{LEAK}} \quad (2.14)$$

and is optimized with the same arguments as a voltage doubler with no leakage, if the load can be approximately considered as a constant current sink. Therefore, even when output power is very small, the optimum efficiency point is still at a similar condition to (2.13), namely:

$$R_{DIV} \cong 2 - \sqrt{\frac{C_{EFF}}{C_{FLY}}} \quad (2.15)$$

In this work, voltage doubler oscillation frequency is modulated to achieve optimum R_{DIV} . Delay blocks are inserted in the oscillation paths and their delay is controlled by an analog delay tuning voltage, V_{CTR} (Figure 2.5). Negative feedback control of V_{CTR} adjusts the output voltage level to the desired optimum level.

Instead of frequency modulation, a block enabling scheme is another candidate approach to use the proposed design in a high performance setting with higher power demands. In this scheme, several independent voltage doubler blocks that share the same input and output ports are prepared, with each block capable of being turned on/off independently. According to the desired output power level, the number of turned-on blocks are adjusted to keep optimum output to input voltage ratio. This scheme does not require any delay elements in the oscillation paths, eliminating efficiency loss from delay elements. To match time constants for charging/discharging flying caps to the oscillation period, the ring structure can be lengthened (i.e., more stages) to match its open-loop clock signal path effort to each stage effort for charging/discharging a flying capacitor. In this scheme, the coarser granularity control relative to frequency modulation reduces efficiency when output power is lower than the optimal output power of a unit voltage doubler block. The block enabling scheme also requires more transistors and flying capacitors, increasing area. To focus on the ultra-low power design space, this work adopts the frequency modulation scheme.

2.2.3 Circuit Implementation




Figure 2.5 Implementation of the voltage doubler with frequency modulation.

Figure 2.5 shows the detailed implementation of the voltage doubler with frequency modulation. To modulate oscillation frequency, delay blocks are inserted in the oscillation paths. As shown in Figure 2.6, a delay block consists of two coupled leakage-based delay elements [8] and a pass transistor T_P controlled by V_{CTR} . When the inputs H_I and L_I of a stage switch from high to low, output nodes H_{OD} and L_{OD} (driven low) become isolated. T_P then provides a leakage path from L_O to L_{OD} that slowly raises L_{OD} and, through C_C , also H_{OD} . Back-to-back inverters in the delay element provide positive feedback and amplify the transition once it reaches V_{TH} , creating a sharp edge. This transition is then passed to the next stage. The opposite transition functions similarly.




Figure 2.6 Detailed implementation (left) and timing diagram (right) of the delay block.

A higher V_{CTR} allows T_P to provide more leakage, reducing the delay and speeding the oscillation. The leakage through T_P can be adjusted to any amount between its on and off currents, offering a very wide range of delay controllability. Additionally, due to the output isolation, the structure can produce very long, synchronized delays while the coupled positive feedback creates a sharp edge that limits short-circuit current and contention loss, enabling ultra-low power operation with very slow oscillation speed.

This structure also has an advantage for low-power self-startup and idle power minimization. It can oscillate even when the control voltage is 0, though very slowly, and therefore, is capable of self-startup. When the input voltage become available from the cold stage, V_{CTR} goes up from zero voltage, speeding up its oscillation until it reaches optimum. Start-up energy is reduced because its initial oscillation starts from the slowest speed, minimizing dynamic energy

loss during start-up. When no input power is available from the power source, V_{IN} always becomes lower than V_{DIV} , pulling down the control voltage V_{CTR} to its lowest possible value. This automatically minimizes the idle power consumption.




Figure 2.7 Detailed implementation of the voltage divider (left) and the charge pump (right) from Figure 2.4.

V_{CTR} is adjusted through negative feedback. A clocked comparator, operating at a fraction of the internal oscillator frequency, takes in a divided form of the output voltage ($V_{DIV} = V_{OUT}/R_{DIV_DESIRED}$) and the input voltage V_{IN} . A charge pump then takes in the corresponding pull-up/pull-down signals and adjusts the delay tuning voltage V_{CTR} as needed to either speed or slow the oscillation. As shown in Figure 2.7, the voltage divider is implemented with a combination of a diode stack and a capacitive divider, to provide both fast response and good low-frequency behavior. In the charge pump (Figure 2.7, right), two input inverter chains with small capacitive loads, C_{STEP} , determine the amount of charge transfer per cycle to be similar to $V_{DD} \times C_{STEP}$. Each chain also generates a short pulse at an output isolation transistor, turning it on briefly and only

while the mirrored current flows through. The isolation transistors are turned off otherwise and help sustain the output voltage more than 1000 times longer in simulation than without isolation, even when clock frequency is as low as a few Hz.

2.3 Energy Harvester

2.3.1 Overall Structure




Figure 2.8 Overall energy harvester architecture.

Figure 2.8 shows the block diagram of the complete harvesting system, consisting of 4 stages of cascaded voltage doublers, a negative voltage generator, and circuits for conversion ratio

control. A negative voltage is used to boost overall conversion ratio over $16\times$ and to power control circuits. The negative voltage generator is implemented by connecting V_{HIGH} and V_{MED} of the doubler to V_{IN} and ground, respectively, resulting in $V_{NEG} \approx -V_{IN}$ at the V_{LOW} port of the doubler. The target R_{DIV} of each voltage doubler is adjusted for its optimal operation.




Figure 2.9 5-stage bootstrapped ring oscillator for voltage doublers with lower V_{TH} switches and its timing diagram (top right).

To facilitate energy harvesting from a low voltage source (e.g., a photovoltaic cell under low light), the first stage and negative voltage generator use low V_{TH} ($\sim 300\text{mV}$) devices for their flying cap drivers. Bootstrapping is also used with these low V_{TH} switches, as shown in Figure 2.9, to improve I_{ON} / I_{OFF} ratio at low input voltages. To ensure the bootstrapped signal does not decay in a clock cycle, every transistor in the bootstrap circuit uses a regular threshold voltage. For robust

bootstrapping with a fast oscillation frequency, a reset switch for each bootstrap capacitor is driven by the output Φ_I , which has an increased voltage swing. To eliminate the short-circuit path through the reset switches, an isolation transistor is inserted in each reset path, which is driven by Φ_{I-2} , the output signal of one of the previous bootstrap stages. Thick oxide I/O devices are used in the final doubler stage to protect the circuit from high voltages used to charge energy storage devices such as batteries or supercapacitors.

2.3.2 Conversion ratio modulation

The conversion ratio is adjusted by changing the number of cascaded stages. We propose an additional adjustment scheme where the V_{LOW} of a doubler is switched among V_{IN} , G_{ND} , and V_{NEG} , as shown in Figure 2.8. If V_{LOW} is set to $-V_{IN}$, the voltage across the flying cap increases, resulting in $V_{OUT} = (V_{MED} + V_{IN}) \times 2 - V_{IN} = 2 \times V_{MED} + V_{IN}$. If V_{LOW} is set to ground for all 4 cascaded stages, the overall conversion ratio is $16\times$. However, if the final stage V_{LOW} is set to V_{NEG} , the overall conversion ratio increases by $1\times$ to become $17\times$. Similarly, setting the third stage V_{LOW} to V_{NEG} raises voltage V_C by $\sim V_{IN}$, resulting in an increase of overall conversion ratio by $2\times$. On the other hand, setting V_{LOW} to V_{IN} decreases conversion ratio. In this way the conversion ratio is controlled in a binary manner as shown in Table 2.1, generating any integer ratio from $9\times$ to $23\times$. By changing the conversion ratio, harvester input voltage V_{IN} can be adjusted to closely approximate the maximum-power point of the power source, thereby optimizing the power harvested from the source. By selecting the bottom voltage from among three choices rather than just two, the overall conversion ratio range is greater and also the voltage across each doubler can be chosen properly for best operation. For example, the switch mapping shown in Table 2.1 first seeks to develop a larger voltage across the second doubler since its use of standard V_{TH} transistors, coupled with its lower amplitude (relative to later stages) make its operation more challenging.

Table 2.1 Switch mapping for harvester's overall conversion ratio control from $9\times$ to $23\times$.

Ratio	$9\times$	$10\times$	$11\times$	$12\times$	$13\times$	$14\times$	$15\times$	$16\times$	$17\times$	$18\times$	$19\times$	$20\times$	$21\times$	$22\times$	$23\times$
Bypass	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
V_{L2}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	GND	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}	V_{NEG}
V_{L3}	V_{IN}	V_{IN}	GND	GND	GND	V_{NEG}	V_{NEG}	GND	V_{IN}	V_{IN}	GND	GND	GND	V_{NEG}	V_{NEG}
V_{L4}	V_{IN}	GND	V_{IN}	GND	V_{NEG}	GND	V_{NEG}	GND	V_{IN}	GND	V_{IN}	GND	V_{NEG}	GND	V_{NEG}
V_A	$1\times$	$1\times$	$1\times$	$1\times$	$1\times$	$1\times$	$1\times$	$2\times$	$2\times$	$2\times$	$2\times$	$2\times$	$2\times$	$2\times$	$2\times$
V_B	$3\times$	$3\times$	$3\times$	$3\times$	$3\times$	$3\times$	$3\times$	$4\times$	$5\times$	$5\times$	$5\times$	$5\times$	$5\times$	$5\times$	$5\times$
V_C	$5\times$	$5\times$	$6\times$	$6\times$	$6\times$	$7\times$	$7\times$	$8\times$	$9\times$	$9\times$	$10\times$	$10\times$	$10\times$	$11\times$	$11\times$
V_{OUT}	$9\times$	$10\times$	$11\times$	$12\times$	$13\times$	$14\times$	$15\times$	$16\times$	$17\times$	$18\times$	$19\times$	$20\times$	$21\times$	$22\times$	$23\times$




Figure 2.10 Dual switching scheme for the harvester to reconfigure its conversion ratio while maintaining its capability of self-startup.

To enable cold start of the complete system, the control logic (including the conversion ratio register) operates between V_{NEG} and V_{IN} rails. Upon initial system startup, V_{NEG} and V_{2X} become available first, thus allowing the control logic to turn on and configure the switches. As shown in Figure 2.10, every switch is realized with a dual structure, one controlled with lower voltages for harvester self-startup, and the other controlled by a level-converted higher voltage to strongly turn on the switch for high output power levels. As each stage is powered up, its internal frequency modulation begins to control the frequency for optimum efficiency.

2.4 Measured Results




Figure 2.11 Die micrograph of 0.18μm CMOS test chip. Total flying cap sizes of the standalone voltage doubler and the harvester are 54pF and 600pF, respectively.

The proposed voltage doubler (standalone) and energy harvester are fabricated in 0.18μm CMOS (Figure 2.11). The standalone voltage doubler uses bootstrapping to minimize its leakage. The division ratio of the output voltage divider in the frequency feedback control circuit (see Figure 5), which is equivalent to the desired output to input voltage ratio ($R_{DIV_DESIRED}$), is set to 1.73 for the standalone voltage doubler in all measurements.

Figure 2.1 shows a single doubler has >70% measured efficiency across 1nA to 0.35mA output current (>10⁵ range) with low idle power consumption of 170pW. Internal clock frequency

is modulated to maintain constant R_{DIV} and is proportional to the load current until the clock period becomes too short relative to the time constant for charging/discharging a flying cap. As described in the expression (2.13) in Section 2.2.2, the conversion efficiency of the doubler is nearly flat within its operational range with an efficiency of roughly $R_{DIV_DESIRED} - 1 = 73\%$.




Figure 2.12 Measured results of the voltage doubler.

Figure 2.13 shows measured results of the harvester with different conversion ratios. Results show that a 0.35V input can be converted to a 2.2V-5.2V voltage range with similar conversion efficiencies across settings. As conversion ratio goes up, output voltage level monotonically increases except for a transition from $16\times$ to $17\times$. At this transition, the number of cascaded stages increases from 3 to 4, thereby introducing another power loss at the first stage and lowering output voltage level. Figure 2.14 shows measured results of the harvester at different V_{IN} . Conversion ratio is adjusted to maintain a similar V_{OUT} level. With $V_{IN} = 0.45V$, corresponding to an outdoor condition, the harvester delivers $5nW$ - $5\mu W$ output power with $>40\%$ efficiency and an idle power consumption $<3nW$. For $V_{IN} = 0.25V$, corresponding to a solar cell under very low light, the

harvester can take in between 10nW and 120nW to charge a ~4V battery with >35% efficiency. For both V_{IN} , the harvester's output power range well covered expected solar cell power range.




Figure 2.13 Measured results of the harvester with different conversion ratios.




Figure 2.14 Measured results of the harvester at different V_{IN} .

Figure 2.15 shows the measured results with a small silicon solar cell (0.84mm^2) at the input. In one test, the harvester is connected to the solar cell under various light conditions. These results are shown in the graph as the X-marked points. In the second test, the solar cell operation is emulated using an external current source in parallel with the solar cell, to perform a finer grain

sweep of harvester performance. These two test results are very consistent as shown together in this graph, showing that the harvester can convert input power from the solar cell with up to 50% efficiency under a wide range of light condition, from dim room lighting to beyond outdoor daylight. Because of its low idle power consumption, the harvester shows >35% end-to-end efficiency even under a dim light of 260lux, where the solar cell generates only 7nW output power. By adjusting the conversion ratio the harvester can take in nearly 100% of the solar cell output power at its maximum power point for incident light up to 200klux, covering almost all practical light conditions (Figure 2.15, “Solar cell efficiency” curve).




Figure 2.15 Measured results of the harvester with a 0.84mm² silicon solar cell at the input.

A second chip is fabricated in 0.18µm CMOS that includes the harvester with the same design specifications previously described but has interfaces compatible with the M³ (Michigan Micro-Mote) sensor system [9]. This chip is tested with a solar cell of 1.33mm² area to measure

its self-startup characteristic (Figure 2.16). As shown in Figure 2.17, the harvester cold starts with 55lux of light and a 5.2nW power source and charges an output capacitance to 4V, which is a voltage enough to charge a battery. Figure 2.18 shows measured results in different temperatures, with solar cell short circuit current overridden to 180nA to emulate room lighting. The results show the harvester's robust operation across -10°C - 50°C temperature range.




Figure 2.16 Measurement setup for the second harvester chip's self-starting behavior.




Figure 2.17 Cold start behavior of the harvester powered by a 1.33mm² solar cell. Output is connected to a capacitor. Light is turned on at some time between 0 ~ 20s.




Figure 2.18 Measured results of the harvester in different temperatures, with solar cell $I_{SC} = 180$ nA.




Figure 2.19 Micrograph of a small M^3 wireless sensor node system [9] with harvester (top right), and a graph of measured battery voltage (bottom) showing that its battery is continuously charged by the harvester during system operation.

This chip is integrated in a very small M^3 wireless sensor node system (Figure 2.19, top right) with volume of approximately 1mm^3 [9]. A graph at the bottom shows the system battery voltage during operation. As shown in the graph, the system periodically wakes up and sends a radio signal every ~3 minutes. The positive slope in the battery voltage plot during sleep cycles show that the battery is being charged effectively by the proposed harvester. Table 2.2 and Table 2.3 summarize the voltage doubler and harvester performance and compares to prior related work.

Table 2.2 Performance summary and comparison of the standalone voltage doubler.

	[13]	[14]	[15]	This work (Doubler)
Technology	32nm CMOS	45nm SOI CMOS w/ trench cap	0.13 μ m CMOS	0.18 μ m CMOS
Architecture	Multi-phase voltage doubler	1:2 step-up/down converter	Multi-phase voltage doubler	Self-oscillating voltage doubler
Conversion ratio	1 : 2	2 : 1, 1 : 2	1 : 2	1 : 2
Tested input voltage	1V-1.2V	1V	1V-1.2V	1.2V
Frequency	250MHz-2GHz ¹	100MHz	N/R	70Hz-19MHz
Peak efficiency	64%	90%	82%	75%
Load range	0.4mA-9mA w/ >40% efficiency ¹	0.5mA-5mA w/ >80% efficiency ¹	0.15mA-2.2mA w/ >70% efficiency ¹	1nA-0.35mA w/ >70% efficiency
Load range in ratio	1 : 23 ¹	1 : 10 ¹	1 : 15 ¹	1 : 350,000
Area	0.0067mm ²	0.0012mm ²	2.25mm ²	0.069mm ²

N/R: Not reported

¹ Estimated number from the paper

Table 2.3 Performance summary and comparison of the harvester.

	[5]	[10]	[16]	This work (Harvester)
Technology	0.13 μ m CMOS	65nm CMOS	0.35 μ m CMOS	0.18 μ m CMOS
Architecture	Transformer self-startup	Integrated charge pump	Integrated charge pump	Cascade of integrated voltage doublers
Fully integrated	No (off-chip transformer)	Yes	Yes	Yes
Self-startup	Yes (min. 40mV)	Yes (min. 120mV)	N/R	Yes (min. 140mV)
Input voltage	40mV-300mV	0.12V-0.16V	0.6V-4V	0.14V-0.5V
Output voltage	2V	1V, 1.8V, 3V	N/R	2.2V-5.2V (0.35V V_{IN} , 10nA I_{LOAD})
Peak efficiency	61% @ 0.3V V_{IN}	38.8% @ 0.12V V_{IN}	70% @ 2V V_{IN}	50% @ 0.45V V_{IN}
Output power range	N/R	1 μ W-3 μ W @ 0.12V V_{IN} ¹ 2 μ W-7 μ W @ 0.14V V_{IN} ¹ 3 μ W-10 μ W @ 0.16V V_{IN} ¹ (w/ >15% efficiency) ¹	1 μ W-1mW (Only peak efficiency reported)	5nW-5 μ W w/ >40% efficiency
Idle power consumption	N/R	N/R	2 μ W @ 100 μ W input 7 μ W @ 1mW input	<3nW
Minimum input power	N/R	N/R	N/R	6nW for self-startup 1.7nW to sustain harvesting
Area	0.093mm ²	0.78mm ²	59mm ²	0.86mm ²

N/R: Not reported

¹ Estimated number from the paper

2.5 Conclusion

An ultra-low power fully integrated energy harvester based on a novel SC voltage doubler structure is presented. Internalized clock generation and clock frequency modulation allow the doubler to operate across a wide load range ($>105\times$) with low idle power consumption of 170pW. Four voltage doublers are cascaded to form an energy harvester, which can operate with a very limited power source of a few nWs. Overall harvester conversion ratio is configurable from $9\times$ to $23\times$ using bottom voltage switching, a negative voltage generator, and cascaded stage count, generating 2.2V-5.2V V_{OUT} from 0.35V V_{IN} . Measured results with a small silicon solar cell (1.33mm²) show the harvester cold starts with 55lux of light and a 5.2nW power source. The harvester chip is integrated in an actual wireless sensor node system and demonstrates charging of the system battery during typical operation.

CHAPTER 3

Low-Power Wide-Range Power Management Unit

3.1 Introduction

As Internet-of-Things (IoT) systems proliferate there is a greater demand for small and efficient power management units. Fully-integrated switched-capacitor (SC) DC-DC converters are promising candidates due to their small form factor and low quiescent power, aided by dynamic activity scaling [22]–[24]. However, they offer a limited number of conversion ratios, making it challenging to use in actual systems since they often require multiple output voltages (to reduce power consumption) and use various input power sources (to maximize flexibility). In addition, maintaining both high efficiency and fast load response is difficult at low output current levels, which is critical for IoT devices as they often target low standby power to preserve battery charge.

This dissertation presents a fully integrated power management system that converts an input voltage within a 0.9V-4V range to 3 fixed output voltages: 0.6V, 1.2V, and 3.3V. A 7-stage binary-reconfigurable SC DC-DC converter [22], [23] first generates 1.2V from battery voltage input, and 0.6V, 3.3V output is generated from 1.2V output from the binary converter, each by 2:1 downconverter and 1:3 Dickson upconverter, respectively. Only one reconfigurable converter is used to optimize overall conversion efficiency within a small chip area. While maintaining converter efficiency by limiting the number and level of the output voltages to 3 fixed voltage

levels, it also offers a rough choice of voltage for a load circuit so that the load circuit does not lose too much efficiency by using a voltage far off the optimum level.

3.2 Overall Architecture and Operation




Figure 3.1 Overall architecture of the complete power-management system and its operation.

Figure 3.1 explains the overall structure of the full system (top) and its operation (bottom). It contains three SC converters (binary-reconfigurable SC up/downconverter, 1:3 Dickson upconverter, 2:1 SC downconverter) with each responsible for generating one of the three output

voltage: 1.2V, 3.3V, and 0.6V. The binary-reconfigurable up/downconverter converts a wide range of input voltage into a 1.2V output voltage. The Dickson upconverter and 2:1 downconverter then receive this 1.2V output and convert it into 3.3V and 0.6V, respectively.

Proper conversion ratio configuration of the binary converter is important for robust and power-efficient 1.2V generation. If the ratio is set too low, the binary converter output cannot reach 1.2V while if the ratio is set too high, conversion efficiency worsens due to large conduction loss. The system regulates the conversion ratio by using both feedback and feedforward control [24]. When the system input voltage (V_{BAT}) becomes available, the main controller starts up and turns on the binary converter with a small default ratio. Conversion ratio is continually increased by feedback control until the converter output voltage V_{IP2} reaches $\sim 1.2V$, which triggers the ‘output on detector’.

At this point, the 1:3 Dickson upconverter turns on and generates the higher voltages 2.4V and 3.3V. The 2.4V is then used to power an internal 1.2V voltage reference and LDO to generate a clean reference voltage V_{REF} for more accurate regulation of the 1.2V supply voltage. After V_{REF} becomes available, feedforward control acts to set the binary conversion ratio by directly computing the desired conversion ratio using an 8-bit ADC. After the ADC has measured the battery voltage, the conversion ratio is calculated in digital logic to be the measured ratio V_{REF} / V_{BAT} plus an offset value; this allows for an optimal voltage drop to balance conduction and switching losses, maximizing efficiency. After the system is fully turned on, the binary converter ratio is periodically adjusted while supplying output voltages, allowing for self-adaptation in the face of slow input voltage drift arising from battery discharge or temperature changes, both of which frequently occur in wireless IoT systems.

3.3 Key Building Blocks and Techniques

3.3.1 Switched-Capacitor DC-DC Converters




Figure 3.2 Structure of SC Converters

Figure 3.2 shows the structure of the three SC converters: a 7-bit binary-reconfigurable up/downconverter, a 2:1 SC downconverter, and a 1:3 Dickson upconverter. The 7-bit binary converter (Figure 3.2, top) consists of seven 2:1 SC converters with configuration switches following a recursive topology [23]. Because the supply voltage level into each stage varies dynamically as the conversion ratio is continuously reconfigured, flying capacitance drivers are

implemented by level shifters using cross-coupled PMOS and NMOS switches to maintain the same clock swing and current drivability regardless of their voltage levels. Whenever the conversion ratio changes the intermediate voltages among stages have to be refreshed, while each internal node in the cross-coupled switches must be stabilized with respect to its corresponding intermediate voltage. This yields a chicken and egg problem because intermediate voltages can be stabilized into new values only when the cross-coupled switches are working properly, however these switches work properly only when the intermediate voltages are stabilized. By alternating normal operation and reset of the SC converters by a periodic reset generator (Figure 3.2, bottom left), those two floating nodes can be stabilized at the same time when necessary.

3.3.2 Converter Frequency Control Loop

In addition to conversion ratio adjustment, DC-DC converters in IoT systems should be able to self-adapt to widely varying output load conditions to maintain good efficiency. Figure 3.3 shows the frequency control loop of the binary converter, consisting of a main feedback path and a fast voltage drop detection path. For initial startup, the main path compares the first stage output V_1 with the divided input voltage, maintaining a proper amount of voltage drop Δ through the first stage for optimum conversion efficiency. After the system is fully turned on, the binary converter output V_{IP2} is compared to V_{REF} to be the same level as V_{REF} . Given this ability to maintain a constant output voltage level, the binary converter offers near-optimum efficiency across load conditions as the conversion ratio is already configured for a proper voltage drop amount for optimum efficiency (via the feedforward ratio control path). The 1:3 Dickson upconverter and 2:1 downconverter also have similar frequency control loops for their own oscillators, allowing each

of the 3 converters to independently adapt to different load currents at their corresponding output voltages.




Figure 3.3 Frequency control loop for each SC converter with load-proportional biasing scheme.

3.3.3 Load-Proportional Biasing

The entire control loop operates with a divided converter clock to maintain dynamic power consumption that is proportional to the SC converter switching loss. This ensures that efficiency loss due to the control loop is always a small predictable value regardless of load current level. Other digital blocks are also clocked by this divided converter clock (Figure 3.3, bottom right). This helps reduce their power consumption relative to the system's output power level, but also

maintains control loop stability since the operating speed of the various blocks are all scaled by the same factor – hence, blocks can communicate with each other at similar relative response speed, including voltage output.

3.3.4 Drop Detector for Rapid and Robust Frequency Adjustment

While the load-proportional speed adjustment scheme offers these benefits, it also has a drawback in the case of small output power. In that case the system responds slower relative to external condition changes such as a sudden load current increase. To address this problem, the frequency control loop in each converter has a dedicated fast voltage drop detector that monitors converter output voltage and triggers a drop detection signal when it goes below certain threshold. The drop detector requires periodic reset to detect output voltage change and maintain a certain threshold level. Hence each converter contains two drop detectors for uninterrupted overlapping operation and detection: one detector always remains on while the other is being reset. By focusing only on triggering upon a fast single drop event without considering stability or continuous operation, the detector's response time can be boosted hundreds times faster (simulation) than the main feedback path, rendering the control loop fast enough for sudden current load changes. Once the detection signal is triggered, the clock frequency is set to its maximum, quickly restoring the output voltage to safe levels. Afterwards, feedback through the main path slowly lowers the clock frequency to support any sustained increase in load current. Drop detector bias current is also adjusted to be load proportional.




Figure 3.4 Die micrograph of a test chip.





Figure 3.5 Measured performance vs. input voltage.

3.4 Measured Results



Voltage drop detection at V1P2 output
 ($V_{BAT} = 3V$, $I_{LOAD_V3P3}=I_{LOAD_V0P6}=1nA$,
 $I_{LOAD_V1P2}: 10nA \rightarrow 1\mu A (100\times)$)

Figure 3.6 Measured drop detector operation.

$V_{BAT} = 3V$




Figure 3.7 performance vs. output power.

The power management system chip was fabricated in 0.18um CMOS (Figure 3.4). As shown in Figure 3.5, the system stably delivers 1.2V, 3.3V, and 0.6V output voltages from an input voltage ranging from 0.9V to 4V. Figure 3.6 shows the drop detector responds to 100X sudden load current increase. Graphs in Figure 3.7 shows the converter supplies 20nW – 500μW with >60% efficiency. Table 3.1 summarizes result and compares the design with previous relevant work.

Table 3.1 Performance summary and comparison.

Metric	[17]	[18]	[19]	This Work
Topology	7-b SAR SC	4-b Recursive SC	Series-Parallel SC (2:1, 3:2)	7-b Binary + 2:1 SC + 1:3 Dickson
Technology	180nm	250nm	32nm	180nm
Capacitor Type	MIM + MOS	MIM	Deep Trench	MIM + MOS
Capacitance (nF)	2.24	3	64	3
Input Range	3.4~4.3V	2.5V	1.8V	0.9~4V
Output Range	>0.45V	0.1~2.18V	0.7~1.1V	0.6, 1.2, 3.3V (regulated)
Number of Conversion Ratios	117	15	2	127 × 2(up/down)
Load Range	300uA	2mA	10W	20nW~500uW @ >60%
Clock Frequency	80kHz~2.7MHz	200kHz~10MHz	<62.5MHz	50Hz~10MHz (sim)
Peak Efficiency	72%	85%	85.1%	81%

3.5 Conclusion

A fully integrated power management system that converts an input voltage within a 0.9V-4V range to 3 fixed output voltages, 0.6V, 1.2V, and 3.3V, is presented. A 7-stage binary-reconfigurable DC-DC converter enables the wide input voltage range. Three-way dynamic frequency control maintains converter operation at near-optimum conversion efficiency under

widely varying load conditions from 5nW to 500 μ W. A load-proportional bias scheme helps maintain high efficiency at low output power, fast response time at high output power and retains stability across the entire operating range. Analog drop detectors improve load response time even at low output power, allowing the converter to avoid the need for external sleep/wakeup control signals. Within a range of 1V-4V input voltage and 20nW-500 μ W output power, the converter shows >60% conversion efficiency while maintaining responsiveness to 100X sudden current increase.

CHAPTER 4

Rational Conversion Ratio SC DC-DC Converter using Negative Output Feedback

4.1 Introduction

4.1.1 Switched-Capacitor DC-DC Converters

Switched converters have been widely used in DC-DC voltage conversion because of their high conversion efficiency and simple structure that can easily be miniaturized. Among them, switched-capacitor (SC) DC-DC converters have several advantages over inductive switching DC-DC converters. First, they use capacitors for temporal energy storage, which can easily be integrated on chip using general CMOS processes. While it is difficult to make on-chip inductors with a high quality factor, on-chip capacitors with little parasitic capacitance can be fabricated easily, enabling it possible to make fully-integrated DC-DC converters with high efficiency [19], [25], and the loss from parasitic capacitance can be further reduced by charge recycling [25]. Techniques to increase the density of flying capacitors such as deep trench capacitors [19] has already achieved high output power density per unit area comparable to inductive converters.

In addition to its ease of integration, SC conversion scheme has another advantage in its control. Switching converters, either capacitive or inductive, generates DC output voltage by

filtering a switching signal through high reactance of the energy-storage devices. Therefore, inductive converters require fast switching signals, or well-controlled short time switching signal even in discontinuous operation, to maintain the reactance of inductors, because the reactance of an inductor is proportional to the signal frequency. These switching control necessitates consuming some quiescent power for inductive converters. On the other hand, reactance of a capacitor is inversely proportional to the signal frequency through it, so SC converters can use any low switching frequencies when neglecting the effect of leakage currents. This characteristic of the SC converters enables them to easily have very low quiescent power, and therefore, very wide input / output power range. [26]

These advantages render SC DC-DC converters promising for integrated voltage regulators, especially for small, low-power systems such as Internet-of-Things (IoT) systems or wireless sensor nodes (WSNs). However, many SC DC-DC converters offer only a few conversion ratios, limiting their use for systems in which either the input and output voltages vary. This is particularly important in wireless systems where various input power sources can be used for energy harvesting, battery voltage degrades slowly even relying on a battery, and multiple, varying output voltages are usually required to optimize system power consumption.

4.1.2 Binary-ratio-reconfigurable SC converters

Though many ratio-reconfigurable SC converters has been reported to solve this problem, [24], [27], [28] they usually offered a few conversion ratios that are not enough to maintain high conversion efficiency across wide input and output voltage ranges with a fine grain enough for effective voltage scaling. S. Bang et al. proposed a converter structure called SAR SC DC-DC converter [22] to configure simple 2:1 SC downconverters in a cascaded topology as shown in

Figure 4.1 to achieve arbitrary binary ratios: $p/2^N$, $0 < p < 2^N$, where N is the maximum number of cascaded 2:1 converter stages.




Figure 4.1 SAR SC DC-DC converter. [7]




Figure 4.2 Recursive SC DC-DC converter. [29]

In contrast with previous reconfigurable SC converters with only a few fixed ratios with limited granularity, this structure introduced a new way of reconfigurable SC converters, offering

any ratios that can be represented as a finite binary fraction. This means that this converter can offer any conversion ratios between 0 and 1 with any desired ratio error tolerance by only increasing the number of cascaded stages. However, as the number of cascaded stages increases, the conduction path from the power source to output passes through more converter stages, giving rise to more conduction loss. Therefore, overall efficiency of the converter with more stages becomes worse and worse.

This structure was improved in [29] by modifying the power connection and reversing the cascading order to increase output conductance, as shown in Figure 2. By choosing input of each stage between the output of the previous stage and original supply rails, this structure, named recursive SC DC-DC converter, has an improved output conductance compared to [22]. If each stage is sized exponentially with base of 2, this converter has an output conductance of

$$C_{tot}f_{sw}/\left(1 - \frac{1}{2^N}\right)^{-2} = C_{tot}f_{sw}\left(\frac{2^N}{2^N - 1}\right)^2 \quad (4.1)$$

when assuming the output is a DC voltage, where C_{tot} is the size of total flying capacitors, f_{sw} the switching frequency, and N the number of stages. [29] According to this formula, the converter has smaller output conductance as the number of stages increase, but it has a lower bound of $C_{tot}f_{sw}$, meaning that even the converter with any small desired granularity can have practically acceptable conductance and efficiency.

Despite its conductance improvement in [29] from [22], this design still provides less output conductance than previous works offering only a small fixed number of ratios [24], [27], [28], such as 1/3 and 2/5, because these ratios cannot be represented with simple finite binary fraction, so large number of stages are required to approximate those ratios and the output conductance becomes worse according to (4.1). [30] suggested a technique called “charge feedback” to add a few more ratios with the ratio of denominator 24, but it failed to achieve output

conductance as high as previous work due to its use of inefficient ladder structure. In addition to that, different from binary techniques this simple tweak does not propose a way to exponentially expand the number of reconfigurable ratios of a converter.

4.1.3 Proposed technique to generate arbitrary rational ratio

This dissertation presents an SC DC-DC converter that can be reconfigured to have any arbitrary rational conversion ratio: p/q , $0 < p < q \leq 2^N + 1$. The key idea of the design, which we refer to as a rational DC-DC converter, is to incorporate negative voltage feedback into the cascaded converter stages using negative-generating converter stages (“voltage negators”); this enables reconfiguring of both the numerator p and denominator q of the conversion ratio. Contrary to the current loss and conductance degradation due to the charge feedback technique in [30], with help from the current supply of the voltage negators, output conductance becomes comparable to conventional few-ratio SC DC-DC designs. Hence, the proposed design achieves a resolution higher than previous binary SC converters while maintaining the conversion efficiency of dedicated few-ratio SC converters.

4.2 Rational DC-DC Converter

4.2.1 Structure of the rational DC-DC converter

Figure 4.3 shows the structure of the recursive converter in a different form, for its comparison to the proposed rational converter. In the rational converter, each stage has a 2:1 SC

converter that receives one input from the previous stage's output, and the other from a power supply rail, either VDD or VSS. Since these circuit each 2:1 converter has 1/2 voltage gain from input to output, changing supply voltage at a stage far away from the output has an exponentially smaller impact than ones near the output, resulting in binary ratio tuning.




Figure 4.3 Recursive DC-DC converter redrawn

Solving in a mathematical form, the output voltage of the converter V_{OUT} is

$$\begin{aligned}
 V_{OUT} = V_N &= \frac{1}{2}(VDD \times a_N + V_{N-1}) = \frac{1}{2} \left(VDD \times a_N + \frac{1}{2}(VDD \times a_{N-1} + V_{N-2}) \right) \\
 &= \dots \\
 &= VDD \times \left(\frac{1}{2} a_N + \frac{1}{4} a_{N-1} + \dots + \frac{1}{2^N} a_1 \right) = VDD \times (0.a_N a_{N-1} \dots a_1)_{(2)}
 \end{aligned} \tag{4.2}$$

where $(0.a_N a_{N-1} \dots a_1)_{(2)}$ represents a binary fraction.




Figure 4.4 Structure of the proposed rational converter.

As shown in Figure 4.4, one input of each 2:1 SC downconverter is connected to the output of the previous stage in a rational converter, as in the binary converter. However, the other input is chosen among the supply rails as well as a set of negative feedback voltages, $-V_{OUT}$, $V_{DD}-V_{OUT}$, and $2V_{DD}-V_{OUT}$ so that V_{OUT} is determined by an equation $V_{OUT}=A \times V_{DD} - B \times V_{OUT}$, where A and B are referred to as the converter's forward path gain and feedback factor, respectively.

In this structure, negative voltage feedback enables three extra choices for each stage, increasing the number of combinations and thus its reconfigurability – this allows the converter to be reconfigured in an algorithmic way to any rational conversion ratio p/q , $0 < p < q \leq 2^N + 1$, where N is the maximum number of 2:1 stages. In addition, the negating converters provide extra current into the output terminal, improving overall converter output conductance. For any rational conversion ratio, the normalized conductance of the rational converter is probably no smaller than previous SC converters including fixed-ratio converters. In addition, switching loss in the rational converter matches previous best reported SC converters at many ratios and hence leads to similar or better overall efficiency.

4.2.2 Operation of the rational DC-DC converter

Figure 4.5 describes operation of the rational converter in more detail using an example where the conversion ratio is set to $p/q = 4/13$. First, to generate this ratio, the number of stages N is set by p and q to be three as $4/13$ can be represented as a ratio of two binary fractions with three digits after the binary point, $0.100_{(2)} / 1.101_{(2)}$. The numerator of this ratio becomes the forward path gain A , and the denominator minus one, $0.101_{(2)}$, becomes the feedback factor B . The input supply voltage of each stage is selected by the corresponding digits in the binary representation of A and B , i.e., a_i and b_i . Specifically the i th converter stage uses the i th bit from the right in A or B and selects an input voltage equal to $a_i \times V_{DD} - b_i \times V_{OUT}$, which effectively gives the four options of V_{DD} , V_{SS} , $V_{DD} - V_{OUT}$, and $-V_{OUT}$. Then, overall output voltage V_{OUT} becomes

$$\begin{aligned}
 V_{OUT} &= V_N = \frac{1}{2} (V_{DD} \times a_N - V_{OUT} \times b_N + V_{N-1}) \\
 &= \frac{1}{2} \left(V_{DD} \times a_N - V_{OUT} \times b_N + \frac{1}{2} (V_{DD} \times a_{N-1} - V_{OUT} \times b_{N-1} + V_{N-2}) \right) = \dots \\
 &= V_{DD} \times \left(\frac{1}{2} a_N + \frac{1}{4} a_{N-1} + \dots + \frac{1}{2^N} (a_1 + a_L) \right) \\
 &\quad - V_{OUT} \times \left(\frac{1}{2} b_N + \frac{1}{4} b_{N-1} + \dots + \frac{1}{2^N} (b_1 + b_L) \right) \\
 &= V_{DD} \times (0. a_N a_{N-1} \dots (a_1 + a_L))_{(2)} - V_{OUT} \times (0. b_N b_{N-1} \dots (b_1 + b_L))_{(2)}
 \end{aligned} \tag{4.3}$$

If we define A and B as

$$A \equiv (0. a_N a_{N-1} \dots (a_1 + a_L))_{(2)} \tag{4.4}$$

and

$$B \equiv (0. b_N b_{N-1} \dots (b_1 + b_L))_{(2)}, \tag{4.5}$$




Figure 4.5 Example configuration for 4/13 conversion ratio ($A \leq 1$)

V_{OUT} can be represented as

$$V_{OUT} = A \times V_{DD} - B \times V_{OUT} = \frac{A}{1+B} V_{DD}. \quad (4.6)$$

Therefore, the overall conversion ratio becomes

$$Ratio = \frac{V_{OUT}}{V_{DD}} = \frac{A}{1+B} = \frac{p}{1+(q-1)} = \frac{p}{q}, \quad (4.7)$$

which is the same as the ratio that is first set (p/q).

Therefore, in this manner the converter can be configured for any desired ratio p/q , provided A is less than or equal to 1. Otherwise, it is impossible to make A that is greater than 1 by only changing a_i parameters, where another configuration is used to generate desired ratio.

For A greater than 1, the voltage negators are reconfigured to generate $V_{DD}-V_{OUT}$ and $2V_{DD}-V_{OUT}$. For example, when the conversion ratio p/q is $9/11$ as shown in Figure 6, N is set to three as $9/11 = 1.001_{(2)} / 1.011_{(2)}$, and A is $1.001_{(2)}$ and B is $0.011_{(2)}$ accordingly. With the change in voltage negator configuration, the voltage selection signal for forward path gain is also changed into a new value

$$A' \equiv A - B, \quad (4.8)$$

which is always less than 1 if $p < q$ because

$$A' = A - B = \frac{p}{2^N} - \left(\frac{q}{2^N} - 1 \right) = 1 - \frac{q-p}{2^N} < 1 \quad (4.9)$$

and always greater than 0 if $A > 1$ because

$$A' = A - B > A - 1 > 0. \quad (4.10)$$

To compensate for the reduction in forward path gain by B, extra V_{DD} is added whenever b_i is 1 by selecting $a'_i \times V_{DD} - b_i \times (V_{OUT} - V_{DD})$ among V_{DD} , V_{SS} , $V_{DD}-V_{OUT}$, and $2V_{DD}-V_{OUT}$. Then, overall output voltage V_{OUT} becomes

$$\begin{aligned} V_{OUT} &= V_N = \frac{1}{2} (V_{DD} \times a'_N - (V_{OUT} - V_{DD}) \times b_N + V_{N-1}) = \dots \\ &= V_{DD} \times \left(\frac{1}{2} a'_N + \frac{1}{4} a'_{N-1} + \dots + \frac{1}{2^N} (a'_1 + a'_L) \right) - (V_{OUT} \\ &\quad - V_{DD}) \times \left(\frac{1}{2} b_N + \frac{1}{4} b_{N-1} + \dots + \frac{1}{2^N} (b_1 + b_L) \right) \quad (4.11) \\ &= V_{DD} \times (0. a'_N a'_{N-1} \dots (a'_1 + a'_L))_{(2)} - (V_{OUT} - V_{DD}) \times (0. b_N b_{N-1} \dots (b_1 + \\ &\quad b_L))_{(2)} \end{aligned}$$

If we define A' as

$$A' \equiv (0.a'_N a'_{N-1} \dots (a'_1 + a'_L))_{(2)}, \quad (4.12)$$

V_{OUT} can be represented as

$$\begin{aligned} V_{OUT} &= A' \times VDD - B \times (V_{OUT} - VDD) = (A' + B) \times VDD - B \times V_{OUT} \\ &= \frac{A' + B}{1 + B} VDD. \end{aligned} \quad (4.13)$$

Therefore, the overall conversion ratio becomes

$$Ratio = \frac{V_{OUT}}{VDD} = \frac{A' + B}{1 + B} = \frac{(A - B) + B}{1 + B} = \frac{A}{1 + B} = \frac{p}{q}, \quad (4.14)$$

achieving the ratio same as desired.




Figure 4.6 Example configuration for 9/11 conversion ratio ($A > 1$)

In the example case of $p/q = 9/11$ in Figure 4.6, A' becomes $A - B = 0.110_{(2)}$, which is actually realized in the converter by setting $a'_L=1$, $a'_1=1$, $a'_2=0$ and $a'_3=1$ because this configuration offers lower bottom-plate parasitic switching loss than setting $a'_L=0$, and a'_1 , a'_2 ,

and a³ to 0, 1, 1, respectively. By combining these two general configuration scheme, the converter can be configured into any rational conversion ratio.

4.2.3 Performance analysis of the rational DC-DC converter

As shown in Table 4.1, the rational converter offers many more conversion ratios due to both numerator and denominator being selectable, and this number increases faster than binary converters as more stages are cascaded. Many of these non-binary ratio configurations have higher conductance than binary configurations for similar voltages, and thus, lower conduction loss.

Table 4.1 Comparison of the number of configurable ratios in rational and binary converters.

Max. Stages ¹	This work (Rational)		Conventional Binary (Recursive)	
	Ratios	Stage size granularity ²	Ratios	Stage size granularity ²
1	5	1/3	1	1/1
2	21	1/7	3	1/3
3	79	1/15	7	1/7
4	323	1/31	15	1/15
5	1259	1/63	31	1/31
6	5021	1/127	63	1/63
7	19947	1/255	127	1/127

1. Number of main stages w/o negators for rational
2. Required stage size granularity for optimum conductance

For every configuration, the rational converter has an output conductance of

$$C_{tot}f_{sw} \left(\frac{q}{q-1} \right)^2 \quad (4.15)$$

when assuming the output is a DC voltage, which marks the best conductance among SC converters that do not include inductors. The recursive converter has the same output conductance for its available ratios because

$$C_{tot}f_{sw} \left(\frac{2^N}{2^N - 1} \right)^2 = C_{tot}f_{sw} \left(\frac{q}{q - 1} \right)^2 \quad (4.16)$$

for $q = 2^N$. However, it is impossible for the recursive converter to generate ratios with small non-binary denominators, such as $1/3$ and $2/5$, which have good output conductance according to (4.15).

Figure 4.7 depicts and compares conduction loss for available ratios of the two converters. Furthermore, the flexibility in selecting a_L and b_L in the first stage can be exploited to reduce bottom plate swing in many conversion ratios, further lowering bottom plate switching loss as shown in Figure 4.8.

Therefore, a rational converter guarantees higher or equal efficiency relative to a binary converter over the entire output voltage range. Figure 4.9 shows efficiency curves of the rational and recursive converters versus conversion ratio, assuming each 2:1 SC converter stage has 90% conversion efficiency due to switching loss, and as shown in the figure, this statement holds even assuming infinite stages in the binary converter since most added ratios in this case offer poor efficiency arising from increased conduction loss.




Figure 4.7 Conduction loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.




Figure 4.8 Switching loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.




Figure 4.9 Switching loss vs. conversion ratio of the 4-stage rational converter with comparison to the recursive converter.

4.3 Chip Fabrication and Measurement

4.3.1 Test Chip Fabrication

To test the performance of this converter and fairly compare it with other previous converters, a generally reconfigurable SC converter is designed as shown in Figure 4.10. It consists of 15 identical unit converters that can form into an up to 4-stage binary converter with 15 ratio configurations ($p/24$, $0 < p < 24$), a few-ratio converter with $1/3$ and $2/5$ ratios, or an up to 3-stage rational converter with 79 ratio configurations (p/q , $0 < p < q \leq 24$), with relative sizing among stages for optimal normalized conductance.




Figure 4.10 Structure of a general reconfigurable DC-DC converter.

The unit converter is a 2-phase SC converter with four terminals. Each terminal can be connected to arbitrary voltage rails including V_{DD} , V_{SS} , V_{OUT} , negative feedback voltages, and three intermediate voltages for inter-stage connections. Despite the large number of reconfiguration switches, they do not impact efficiency as they all form connections among DC voltages and hence do not contribute additional switching loss.

The unit converter can be configured as a 2:1 by shorting V_{HL} and V_{LH} , or a voltage negator generating $V_{DD}-V_{OUT}$ by connecting each of the four terminals to V_{DD} , $V_{DD}-V_{OUT}$, V_{OUT} , and V_{SS} . Voltage negators generating $-V_{OUT}$ and $2V_{DD}-V_{OUT}$ uses the same configuration as 2:1 downconverter, but the negated outputs are generated at different terminals. (Figure 4.11)




Figure 4.11 Structure of voltage negators.

A test chip including the general reconfigurable DC-DC converter described above was fabricated in 180nm CMOS. (die photo in Figure 4.12). The fabricated converter includes a total flying capacitance of 1.8nF (15 unit converters \times 0.12nF per each unit converter)




Figure 4.12 Die micrograph of the test chip.

4.3.2 Measurement

To test the fabricated chip, an input voltage of 2V is applied. Clock buffer V_{DD} is set 1V, and the converter's switching frequency is set 100kHz. As shown in Figure 4.13, the rational DC-DC converter has more ratios and higher conversion efficiency than binary converters, which is

consistent with theoretical calculations in Figure 4.9. The converter shows 95% peak conversion efficiency for V_{OUT} of 1.83V, >90% efficiency over a range of V_{OUT} from 1.1V to 1.86V, and >80% efficiency over a wide 0.47–1.87V V_{OUT} range.




Figure 4.13 Measured efficiency vs. V_{OUT} of the rational and recursive converters. Ratios for optimum efficiency between $2/3$ and $15/16$ for the rational converter are noted as examples.

Figure 4.14 compares the output conductance at $2/3$ configuration of the rational converter with the most similar ratio configuration of the binary converters, $11/16$, showing that $2/3$ configuration has higher output conductance, and thus, better efficiency. When compared to some previous few-ratio converters' configurations [27], [28] the rational converter shows similar or better conductance and efficiency for $1/3$ (Figure 4.15) and $2/5$ (Figure 4.16).

Table 4.2 summarizes rational converter performance and compares it to previous related work.




Figure 4.14 Output conductance comparison among rational, SAR, and recursive converters at ratios around 2/3.




Figure 4.15 Output conductance comparison at 1/3 conversion ratio.




Figure 4.16 Output conductance comparison at 2/5 conversion ratio.

Table 4.2 Performance summary and comparison.

	This Work	SAR [17]	Recursive [24]	Salem VLSI'15 [25]	Le ISSCC'13 [22]	Jiang ISSCC'15 [23]
Technology	0.18 μ m CMOS	0.18 μ m CMOS	0.25 μ m CMOS	0.25 μ m CMOS	65nm CMOS	65nm CMOS
Fully Integrated	Yes	Yes	Yes	No	Yes	Yes
Reconfigurability Type	Rational	Binary	Binary	Gear Train + Charge Feedback	Fixed (1/3, 2/5)	Fixed (1/3, 1/4)
All-Ratio Reconfigurability	Yes	No	No	No	No	No
Number of stages	3 + voltage negators	5 + 4:1 SC	4	4 + 1	N/A	N/A
Number of Configurations	79	117	15	24	2	2
Input Voltage	2V	3.4V-4.3V	2.5V	2.5V-5V	3V-4V	1.5-2.5V
Output Voltage	1.1V-1.86V @ >90% η 0.47-1.87V @ >80% η	0.9V-1.5V	0.1V-2.18V	0.2V-2V	1V	0.4-0.7V
Peak Efficiency	95%	72%	85%	95.5%	74.3%	79.5%
Power Density @ η_{PEAK}	3.77 μ A/mm ² ¹	6 μ A/mm ² ²	0.43mA/mm ²	2.88mA/mm ² ^{2,3}	0.19mA/mm ²	56mA/mm ²

1. Measured results has low power density because the chips are tested at much lower frequency than their maximum frequency. The main purpose of the test is to fairly compare effectiveness of various configurations under the same well-controlled conditions.

2. Estimated number from the paper.

3. With off-chip capacitors.

4.4 Conclusion

A way of configuring a SC DC-DC converter into any rational conversion ratios is presented. Negative output feedback helps maintain the conversion efficiency comparable to conventional few-ratio SC DC-DC designs. Theoretical calculation and measures results are well-matched, showing its efficiency is superior to conventional binary-reconfigurable structures.

CHAPTER 5

Fully Digital Capacitance-to-Digital Converter using Iterative Delay-Chain Discharge

5.1 Introduction

Capacitance sensors are widely used to measure various physical quantities, including position, pressure, and concentration of certain chemicals [31]–[36]. Integrating capacitive sensors into a small wireless sensor system is challenging due to their large power consumption relative to the system total power/energy budget, which can be as low as a few nW [34]. Typical Capacitance-to-Digital Converters (CDCs) use charge sharing or charge transfer between capacitors to convert the sampled capacitance to voltage, which is then measured with an ADC [31]–[36]. This approach requires complex analog circuits, such as amplifiers and separate ADCs, increasing design complexity and often increasing power consumption. Moreover, the initial capacitance to voltage conversion essentially limits the input capacitance range because of output voltage saturation. This paper presents a fully-digital CDC that is based on the observation that when a ring-oscillator (RO) is powered from a charged capacitance, the number of RO cycles to discharge the capacitance to a fixed voltage is naturally linear with the capacitance value. This observation enables a simple, fully digital conversion scheme that is inherently linear over a wide range.

5.2 Structure of Proposed CDC

5.2.1 Basic Operation Scheme

Figure 5.1 explains the proposed conversion method. The top node of sensed capacitor C_T is directly connected to the supply node of a ring oscillator. This node is initially charged to V_{HIGH} , and is then discharged gradually as the inverter RO oscillates. As signals in the RO transition, the RO draws a small charge from the sensed capacitor C_{SENSE} , gradually lowering V_{CT} . As a result the RO propagation delay increases, which is compared to a constant delay reference. The RO transition count until the period delay becomes longer than the reference delay is recorded by a counter, which becomes the output code D_{OUT} .




Figure 5.1 Basic structure of the proposed CDC.

Since RO delay only depends on V_{CT} (neglecting noise initially), D_{OUT} is equal to the number of RO transitions while V_{CT} is discharged from V_{HIGH} to a constant voltage, V_{LOW} . As shown in Fig. 2, during conversion, at any particular V_{CT} value, the amount of charge withdrawn per RO transition only depends on V_{CT} at that time. Therefore, the number of transitions required

to reduce V_{CT} by a certain small voltage is proportional to input capacitance C_{SENSE} . As this is true at any V_{CT} level, the output code D_{OUT} , the sum of transition counts across all continuous small intervals from V_{HIGH} to V_{LOW} , is also proportional to C_{SENSE} . As the RO draws charge directly from C_{SENSE} without initial capacitance to voltage conversion, the CDC input capacitance range is essentially unlimited, constrained only by the counter size. This is desirable when the C_{SENSE} range is uncertain at design time. Furthermore, energy used to charge C_{SENSE} is reused to oscillate the RO, reducing overall power consumption.




Figure 5.2 Basic operation scheme of the proposed CDC.

5.2.2 Detailed Implementation

Figure 5.3 shows the detailed implementation of the CDC circuit and its operation. Here an inverter chain is used in place of an RO to discharge C_{SENSE} – it is a 16-stage chain that is identical to the reference delay generator. Because of the identical structures, conversion stops when V_{CT} drops below V_{LOW} . The number of stages in the inverter chain is chosen for optimal SNR per conversion energy, where the energy to charge C_{SENSE} is balanced with the energy consumed by other blocks.




Figure 5.3 Detailed implementation of the CDC.

The two propagation delays are compared by three delay comparators, which have a similar structure to an RS latch. The bottom comparator compares the propagation delay of falling edges,

and the middle one compares the rising edges. Whenever the reference delay is shorter than the C_{SENSE} discharge delay chain, the comparators output pulses once, increasing counts stored in the sub1 and sub2 counters. A third counter tracks the main oscillation triggering signal. After each comparison, the next edge generator block triggers the next discharge and delay comparison, maintaining oscillation. All blocks except the C_{SENSE} delay chain operate at V_{LOW} , and a level converter drives the two delay chain inputs with V_{HIGH} .




Figure 5.4 Detailed timing diagram of the CDC.

As shown in the timing diagram of Figure 5.4, conversion starts by precharging C_{SENSE} to V_{HIGH} . This is followed by Sense rising, triggering the first edge to propagate through the two delay chains. The top comparator takes in a slightly delayed version of the reference delay and determines when to finish the overall conversion, which occurs when V_{CT} becomes lower than

V_{LOW} by some margin. As V_{CT} approaches V_{LOW} , the bottom two delay comparators pulse CK_1 and CK_2 . They initially pulse sporadically, due to noise, and then more frequently as V_{CT} crosses V_{LOW} . Just before conversion finishes, these two comparators pulse every cycle. When the top comparator pulses Finish, Sense is turned off and oscillation stops. Final D_{OUT} is the total count of comparator outputs for which $V_{CT} > V_{LOW}$, and is calculated as $2 \times D_{MAIN} - (D_{SUB1} + D_{SUB2})$.

The use of three comparators is designed to increase SNR by averaging noise over many comparisons when V_{CT} is near V_{LOW} . Comparing both rising and falling edges doubles the number of comparisons. By extending the conversion to where V_{CT} falls some margin below V_{LOW} , comparisons are performed through the whole noisy region around V_{LOW} , whereby false “ $V_{CT} < V_{LOW}$ ” decisions above V_{LOW} are stochastically compensated by false “ $V_{CT} > V_{LOW}$ ” decisions below V_{LOW} . Simulation shows that energy increases by 3% compared to the standard approach of stopping conversion immediately after the first comparison triggers, while overall conversion noise is square-rooted. In addition, the distribution of D_{OUT} using this scheme is centered at the number of exact counts from V_{HIGH} to V_{LOW} , thereby improving output code linearity.

5.2.3 Parasitic Capacitance Cancellation

The CDC measures the capacitance between one input node and ground, but several applications require the capacitance value between two input nodes excluding parasitic capacitance to ground. We accomplish this through three conversions, as shown in Figure 5.5, First, node B is connected to ground and the capacitance between node A and ground is measured, which includes parasitic capacitance C_{PA} . Second, nodes A and B are flipped and $C_{SENSE} + C_{PB}$ is measured. Finally, both A and B nodes are connected to V_{CT} to measure $C_{PA} + C_{PB}$. By adding the first two codes and subtracting the third, the parasitic capacitance is canceled out. While this requires three

conversions, parasitic capacitance typically remains unchanged or changes slowly and the parasitic cancelation can be performed infrequently, amortizing its overhead.




Figure 5.5 Technique for parasitic capacitance cancelation.

5.2.4 Output Code Calibration

The output code varies as temperature or supply voltage changes. This code deviation is removed by one-point calibration. In a calibration phase, V_{CT} is connected to an internal reference capacitor with known capacitance C_{REF} and the ratio of C_{REF} to corresponding D_{OUT} is stored. In subsequent normal conversion, digital output codes are converted to actual capacitance value by multiplying the code and the stored ratio. If the supply voltage changes sufficiently slowly, this calibration can be re-done occasionally.

5.3 Chip Fabrication and Measured Results

The CDC is fabricated in 40nm CMOS and tested with $V_{HIGH}=1.0V$ and $V_{LOW}=0.45V$. As shown in the die micrograph in Figure 5.6, Core circuit area without testing circuits and internal

capacitors is 0.0017mm². This small area comes from simplicity of the CDC core circuit which consists of only a few hundreds of logic gates.




Figure 5.6 Die micrograph of the 40nm CMOS test chip.

Figure 5.7 shows the test chip has a very wide input capacitance range from 0.7pF to 10nF with a small linearity error of < 0.06%. Measured output noise percentage reduces as C_{SENSE} increases due to noise averaging. At 11.3pF, the CDC has 0.109% resolution, 35.1pJ total conversion energy (including both V_{HIGH} and V_{LOW}), and 141fJ/c-s FoM. FoM increases monotonically with the sensed capacitance. Figure 5.8 shows output code sensitivity to temperature improves by 145× (from 2247ppm/°C to 15.5ppm/°C) due to calibration.




Figure 5.7 Measured CDC resolution and linearity error.




Figure 5.8 Measured CDC temperature sensitivity before and after calibration.

Results with an actual pressure sensor (Figure 5.9) demonstrate 1.39mmHg resolution with parasitic cancellation. As shown in the result, the parasitic capacitance of this pressure sensor shows much less sensitivity to its parasitic capacitance than its sensed capacitance, justifying infrequent parasitic capacitance cancellation suggested in Section 5.2.3. Table 5.1 summarizes CDC performance and compares it with prior work.




Figure 5.9 Measured results with capacitive pressure sensor with parasitic cancellation.

Table 5.1 Performance summary and comparison.

	[26] JSSC 09	[27] ISSCC 14	[28] VLSI 14	[30] JSSC 13	[31] JSSC 12	This work
Technology	1.5 μ m CMOS	0.18 μ m CMOS	0.18 μ m CMOS	0.16 μ m CMOS	0.35 μ m CMOS	40nm CMOS
Method	CDS + Cyclic ADC	CDS + SAR	SAR + $\Delta\Sigma$	$\Delta\Sigma$	Period Modulation	Iterative Delay-Chain Discharge
Input range	N/R	2.5 – 75.3pF	0 – 24pF	0.54 – 1.06pF	N/R	0.7pF – 10nF
Resolution	75aF	6.0fF	0.16fF	70aF	N/R	0.109% ¹ (12.3fF)
Meas. Time	0.5ms	4ms	230 μ s	0.8ms	7.6ms	19.06 μ s ¹
Power	36 μ W ⁵	160nW	33.7 μ W	10.3 μ W ⁵	211 μ W ⁵	1.84 μ W ¹
Conversion Energy²	18nJ	640pJ	7.75nJ	8.26nJ	1.61 μ J	35.1pJ ¹
FoM³ (fJ/c-s)	22000	181	175	3900	139000	141 ^{1,4}

1 Measured when sensing 11.3pF capacitance w/o parasitic cancelation or calibration.

2 Conversion Energy = Power * (Meas. Time)

3 FoM = (Conversion Energy) / $2^{(20 \log(\text{Input range} / 2 \text{ Sqrt}(2) / \text{Resolution}) - 1.76) / 6.02}$

4 Input range is assumed to be 0.7pF – 11.3pF for this calculation

5 Estimated number from the paper

N/R: Not reported

5.4 Conclusion

A wide range fully-digital CDC with low conversion energy and FoM is presented. These benefits essentially come from its adopting new conversion method using iterative delay-chain discharge. This approach does not require complex analog circuits which consumes extra power, while retaining high linearity over a wide range which is theoretically unlimited.

CHAPTER 6

Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator

6.1 Introduction

Comparators are widely used in many applications such as voltage regulation, brown-out detection and analog-to-digital conversion. In many of these applications, the performance of the entire circuit relies directly on the comparator's performance as the comparator plays a key role. A high resolution SAR ADC is a good example, which needs an especially low-noise comparison to distinguish voltages that are very close for fine bit decisions requiring a large amount of energy that takes a significant portion of the total conversion energy.




Figure 6.1 Required energy for comparison vs. input difference.

- (a) Conventional comparators wasting most energy for large input difference.
- (b) Energy scaling saved wasted energy for comparison.

However, as depicted in Figure 6.1(a), while the actual energy requirement decreases sharply as the input signal difference becomes larger, conventional clocked comparators [37]–[39] usually consume nearly constant energy for each comparison since they are designed according to the most accurate and power-hungry comparison. Therefore, in these kinds of applications, adjusting the energy for comparison according to the input difference level can greatly help in reducing the total comparison energy (Figure 6.1(b)) as well as the overall energy consumption. For this reason, many prior works on SAR ADCs have presented techniques for comparator energy scaling [40]–[44], including dual ADC architectures which use two comparators for coarse and fine comparisons [45], [46], multiple repetitive comparisons for noise-critical bits [40], [41], [46], and time-domain comparators whose noise level can be modulated by changing the length of the delay lines [42]. However, these structures reduce the simplicity of the SAR structure by introducing overheads for extra control, increasing design and control complexity. They also have a limited number of energy scaling steps and a limited noise tuning range, making it difficult to benefit much from comparator energy scaling. In addition, some of these prior techniques require pre-programmed scaling by prediction, introducing additional inefficiencies from prediction misses.

This dissertation presents a ring oscillator collapse-based comparator, referred to as an edge-pursuit comparator (EPC). The EPC automatically scales comparison energy according to its input difference without external control, tailoring comparison energy to each conversion. Wide-range energy scaling allows for saving a significant amount of energy for coarse comparisons. Phase-domain operation running for many cycles over the ring oscillator enables high resolution operation with a small load capacitance and area.

6.2 Structure and Operation of the Edge-Pursuit Comparator

Figure 6.2 shows the structure of the edge-pursuit comparator [43], which is composed of two NAND gates and inverter delay cells. The design is inspired by a physically unclonable function circuit that uses oscillator collapse to uniquely identify integrated circuits [47]. Here, the design is modified to serve as a comparator with differential inputs; the topology is shown below to be particularly well suited for use as a comparator.




Figure 6.2 Structure of the edge-pursuit comparator.




Figure 6.3 Operation of the edge-pursuit comparator.




Figure 6.4 Output of the EPC vs. time during comparison. Output waveform changes according to (a) the polarity of the $|V_{INP} - V_{INM}|$ (b) amount of the input signal difference.

Initially, the comparator is in the reset state as the signal START is low to disconnect the oscillation path, as shown in Figure 6.3(a). The comparator initiates a comparison when the signal START goes high simultaneously at both NAND gates (Figure 6.3(b)). This injects two propagating edges into the oscillator, which travel around the comparator (Figure 6.3(c)) until one overtakes the other, collapsing the oscillation (Figure 6.3(d)). Differential input signals (V_{INP} , V_{INM}) are alternatively applied to both the top and bottom current-limiting transistors of the delay cells, modulating the pull-up and pull-down edge-propagation delays. The propagation delay of these two edges is controlled by mutually exclusive current-limiting transistors such that increasing V_{INP} causes one edge to propagate faster and the other to become slower (and vice versa for V_{INM}). After one propagating edge overtakes the other edge, the oscillation collapses and the stage outputs settle to either VDD or GND, dictated by which edge was slower and hence overtaken (Figure 6.4(a)). The comparator output COMP is sampled from an internal stage that goes high when $V_{INP} > V_{INM}$ and low otherwise. When the voltage difference between V_{INM} and V_{INP} is small, the two injected edges have similar propagation delays and the number of cycles required to make a decision automatically increases (Figure 6.4(b)). This filters out high frequency noise, as the design performs noise averaging over a longer period of time. On the other hand, for large voltage differences the oscillation inherently collapses quickly, limiting dynamic energy consumption for coarse comparisons. In this manner, the comparator naturally adjusts its energy dissipation without external control, and realizes both high accuracy and low power operation.

6.3 Analysis of Edge-Pursuit Comparator Performance

During a comparison, the edge-pursuit comparator operates similarly to a ring-oscillator. After it is triggered, two injected edges propagate with different speeds driven by different transistors, whose phase difference drifts until it shifts by $-\pi$ or π compared to when the propagation started. Therefore, comparator noise can be estimated by analyzing the phase difference in the time- or phase-domain instead of voltage or current. To simplify the noise analysis, we reduce the circuit to be analyzed to the one shown in Figure 6.5. The NAND gates with the comparator clock are skipped as their propagation delay and jitter noise are much smaller than the other stages. Each current-limiting transistor is modeled as a noisy current source. Assuming the parasitic device capacitances are much smaller than the stage load capacitance C_L , the noise from transistors in the middle of the stack can be neglected, allowing these transistors to be modeled as simple noiseless switches that flip at $\sim V_{DD}/2$.




Figure 6.5 Simplified delay cell model for noise estimation.




Figure 6.6 Operation of EPC in phase domain.

6.3.1 Operational Analysis in Phase Domain

We analyze the EPC behavior in the phase domain, with the basic concept illustrated in Figure 6.6. According to Abidi's analysis of ring oscillator noise in [48], the comparator period jitter variance is

$$\sigma_{\tau}^2 = \frac{kT}{If_0} \left(\frac{2}{V_{ov}} (\gamma_N + \gamma_P) + \frac{2}{V_{DD}} \right) \quad (6.1)$$

Here τ is the oscillation period, σ_{τ}^2 is the variance of the period jitter, f_0 is the oscillation frequency, and V_{ov} is the overdrive voltage of the current-limiting transistors. Assuming that the period jitter is uncorrelated between the two propagating edges, the variance of the phase difference shift at a period is

$$\sigma_{\Delta\phi}^2 \cong 2 \times (2\pi)^2 \frac{\sigma_{\tau}^2}{\tau^2} = 8\pi^2 f_0 \frac{kT}{I} \left(\frac{2}{V_{ov}} (\gamma_N + \gamma_P) + \frac{2}{V_{DD}} \right). \quad (6.2)$$

In addition to noise, the phase difference shifts as the input voltage difference gives rise to a current difference for the two propagating edges. The average period difference between the two edges $\Delta\tau$ is

$$\Delta\tau \cong \frac{\Delta I}{I} \tau = v_{in} \frac{g_m}{I f_0} = \frac{v_{in}}{V_{ov}} \frac{2}{f_0} \quad (6.3)$$

where v_{in} is the input differential voltage and g_m is the transconductance of the current-limiting transistors. Therefore, the average phase difference shift at a period $\mu_{\Delta\phi}$ is

$$\mu_{\Delta\phi} \cong 2\pi \times \frac{\Delta\tau}{\tau} = 4\pi \frac{v_{in}}{V_{ov}}. \quad (6.4)$$

Note that in this convention, a positive v_{in} causes the phase difference to drift towards the boundary at π . Therefore, an oscillation finishing with the phase difference at π means the comparison result is “high”, and otherwise (finishing at $-\pi$) means “low”.

For easier formulation of the phase shift during a comparison, we assume that the phase difference shift $\Phi(t)$ is a continuous-time random process with independent increments in non-overlapping time intervals, similar to 1-dimensional Brownian motion with drift. Then, the probability density function of $\phi(t)$,

$$f(t, \phi) \equiv f_{\phi(t)}(\phi), t \geq 0, -\pi \leq \phi \leq \pi, \quad (6.5)$$

satisfies the Fokker-Planck equation [49]

$$\partial_t f(t, \phi) = -M \partial_\phi f(t, \phi) + \frac{\Sigma}{2} \partial_\phi^2 f(t, \phi), \quad (6.6)$$

where M and Σ are “drift” and “diffusion” coefficients of this random process, defined as

$$M \equiv \frac{\mu_{\Delta\phi}}{\tau} = 4\pi f_0 \frac{v_{in}}{V_{ov}} \quad (6.7)$$

$$\Sigma \equiv \frac{\sigma_{\Delta\phi}^2}{\tau} = 8\pi^2 f_0^2 \frac{kT}{I} \left(\frac{2}{V_{ov}} (\gamma_N + \gamma_P) + \frac{2}{V_{DD}} \right). \quad (6.8)$$

From the initial condition of the comparator, this system has a boundary condition

$$f(0, \phi) = \delta(\phi). \quad (6.9)$$

In addition, another boundary condition at the phase shift boundaries is given by

$$f(t, \pi) = f(t, -\pi) = 0 \quad (6.10)$$

because a trial of this process is excluded from the probability density once its value reaches a boundary.

The solution of this system is

$$f(t, \phi) = \frac{1}{\pi} e^{\frac{M}{\Sigma}\phi} \sum_{n=1}^{\infty} e^{-\lambda(n)t} \cos(k(n)\phi), \quad (6.11)$$

where the coefficients $k(n)$ and $\lambda(n)$ are defined as

$$k(n) = n - \frac{1}{2}, n \in N \quad (6.12)$$

$$\lambda(n) = \frac{M^2}{2\Sigma} + \frac{\Sigma}{2} \times k(n)^2. \quad (6.13)$$

6.3.2 Comparison Time and Energy

Let T be a random variable for the comparison time and $f(t)$ be a function representing the probability of the comparator oscillating at time t . $f(t)$ is derived by integrating $f(t, \phi)$ in equation (6.11) along the ϕ axis:

$$\begin{aligned} f(t) \equiv P[T > t] &= P[-\pi < f_{\phi(t)}(\phi) < \pi] = \int_{-\pi}^{\pi} f(t, \phi) d\phi \\ &= \frac{1}{\pi} \Sigma \cosh\left(\frac{M}{\Sigma} \pi\right) \sum_{n=1}^{\infty} (-1)^{n+1} \frac{k(n)}{\lambda(n)} e^{-\lambda(n)t}. \end{aligned} \quad (6.14)$$

By differentiating this with respect to t , we obtain the probability density function of T , $f_T(t)$, as

$$f_T(t) = \frac{d}{dt} P[T \leq t] = -f'(t) = \frac{1}{\pi} \Sigma \cosh\left(\frac{M}{\Sigma} \pi\right) \sum_{n=1}^{\infty} (-1)^{n+1} k(n) e^{-\lambda(n)t}. \quad (6.15)$$

The average comparison time $E[T]$ is

$$E[T] = \int_0^{\infty} t f_T(t) dt = \frac{\pi \tanh\left(\frac{M}{\Sigma} \pi\right)}{M} = \frac{\pi^2}{\Sigma} S\left(\frac{M}{\Sigma}\right), \quad (6.16)$$

where the scaling factor S , which is dependent on the ratio M/Σ , is defined as

$$S(k) \equiv \frac{\tanh(k\pi)}{k\pi}. \quad (6.17)$$

The function $S(k)$ is an even function with its maximum at $(0,1)$. Its value decreases as $|k|$ becomes larger, characterizing the automatic energy scaling behavior of this comparator.

When $M = 0$, i.e. $v_{in} = 0$, the average comparison time peaks at π^2/Σ .

The energy for a comparison is easily calculated from the comparison time. Because each edge draws current I from the supply voltage V_{DD} on average as it propagates, the comparator consumes an average power of

$$P = 2IV_{DD}. \quad (6.18)$$

Therefore, the average energy consumption per comparison is

$$E = P \times E[T] = 2IV_{DD} \frac{\pi^2}{\Sigma} S\left(\frac{M}{\Sigma}\right). \quad (6.19)$$

6.3.3 Input Referred Noise

Let $g(t, \phi)$ be a function on the region $t \geq 0, -\pi \leq \phi \leq \pi$ whose value represents the probability for the comparator to finish its oscillation with a final phase difference shift of π , meaning output “high”, when the current phase difference shift is ϕ at time t . By this definition, the value of this function must be independent of time t , because its dynamic behavior is only determined by the stationary random variable $\Delta\Phi(\Delta t)$ and current phase difference ϕ . Then, $g(t, \phi) = g(\phi)$ satisfies the differential equation

$$Ag'(\phi) + \frac{B}{2}g''(\phi) = 0. \quad (6.20)$$

Solving equation (6.20) with two boundary conditions

$$g(\pi) = 1, g(-\pi) = 0 \quad (6.21)$$

that are clearly given by the earlier definition of g , we obtain

$$g(\phi) = \frac{e^{\frac{2M}{\Sigma}\pi} - e^{\frac{-2M}{\Sigma}\phi}}{e^{\frac{2M}{\Sigma}\pi} - e^{\frac{-2M}{\Sigma}\pi}}. \quad (6.22)$$

Let $h(v_{in}) \equiv g(0)$ be a function representing the probability of the comparison result being “high” when the input voltage is v_{in} . This function changes its value according to v_{in} as M depends on v_{in} .

$$h(v_{in}) \equiv g(0)|_{v_{in}} = \frac{e^{\frac{2A(v_{in})}{B}\pi} - 1}{e^{\frac{2A(v_{in})}{B}\pi} - e^{\frac{-2A(v_{in})}{B}\pi}}. \quad (6.23)$$

The comparator’s input-referred noise voltage v_n is a random variable with a probability density function $f_{v_n}(v)$ that satisfies

$$h(v_{in}) = \int_{-\infty}^{\infty} H(v_{in} + v_n)f_{v_n}(v_n)dv_n = \int_{-v_{in}}^{\infty} f_{v_n}(v_n)dv_n \quad (6.24)$$

where $H(v_{in})$ is the Heaviside step function that models probability of the ideal noiseless comparator output, and therefore,

$$f_{v_n}(v_n) = h'(-v_n) = h'(v_n) \quad (6.25)$$

because h' is an even function.

Then, the comparator’s input-referred noise power $\sigma_{v_n}^2$ is obtained as

$$\begin{aligned}
\sigma_{v_n}^2 &= \int_{-\infty}^{\infty} v_n^2 f_{v_n}(v_n) dv_n = \int_{-\infty}^{\infty} v_n^2 h'(v_n) dv_n \\
&= \frac{\pi^2}{3} f_0^2 \left(\frac{kT}{I} \right)^2 \left(\frac{2}{V_{ov}} (\gamma_N + \gamma_P) + \frac{2}{V_{DD}} \right)^2 V_{ov}^2,
\end{aligned} \tag{6.26}$$

6.4 Discussion on Characteristics of Edge-Pursuit Comparator

The analysis in Section 6.3 reveals some useful characteristics of the edge-pursuit comparator compared to conventional comparators, which are discussed in this section. In addition, to evaluate the energy efficiency of the EPC and compare it to conventional clocked comparator topologies [37]–[39], energy efficiency norm values are estimated for EPC and conventional comparators and compared to each other.

6.4.1 Input Noise Tunability

From (6.26), the noise rms level σ_{v_n} is

$$\sigma_{v_n} = \sqrt{\sigma_{v_n}^2} = \frac{\pi}{\sqrt{3}} f_0 \frac{kT}{I} \left(\frac{2}{V_{ov}} (\gamma_N + \gamma_P) + \frac{2}{V_{DD}} \right) V_{ov}. \tag{6.27}$$

Note that the rms level of the comparator's input-referred noise is proportional to f_0/I , which is inversely proportional to the total capacitor size throughout the oscillator. Using this characteristic, one can easily tune the required input-referred noise level across a wide range for this comparator topology during both design time and runtime. On the other hand, other comparators usually require the tuning of design factors inversely proportional to the required

noise power, rather than the rms level, which renders wide-range noise tuning more difficult. Figure 6.7(a) shows an example of changing the total capacitance by changing the size of each inverter cell, and as expected, the noise rms level roughly follows the inverse of the total capacitance.




Figure 6.7 Simulated input referred noise vs. (a) delay cell size and (b) number of delay cell.

Another example in Figure 6.7(b) tries to change the total capacitance by changing the number of delay cells in the comparator. However, simulated results show that the noise changes more sensitively than expected, which is due to positive feedback on the phase difference shift. The phase difference shift changes the time that each stage output stays at 0 and V_{DD} , during which the internal nodes of each delay cell are reset. If this time for reset becomes too short, the nodes in the delay cell cannot be completely reset, accelerating the phase difference shift in the present direction. As shown in the graph, this positive feedback more affects the comparator with a small number of stages because the time for reset is shorter. This mechanism is similar to the regeneration of the output signal in conventional regenerative comparators, but this phase regeneration does not consume much energy whereas voltage regeneration in conventional comparators consumes a fixed amount of dynamic energy. For this reason, the energy efficiency of the edge-pursuit comparator is maintained even for designs with a small number of stages. This

positive feedback mechanism further increases the tunable noise range, showing a 12.5x noise level change only by changing the number of stages from 8 to 14, while conventional comparators require more than 100x design parameter tuning for a similar noise level change.

6.4.2 Automatic Energy Scaling

According to (6.19), the EPC's energy consumption depends on the energy scaling factor $S(M/\Sigma)$. To estimate how much energy is actually saved in usual applications, we obtain the relationship between M/Σ and v_{in} from equation (6.27) and (6.7),

$$\frac{M}{\Sigma} = \frac{1}{\sqrt{12}} \frac{v_{in}}{\sigma_{v_n}}. \quad (6.28)$$

Taking this equation together with the graph of the scaling factor S in Figure 6.8 into account, the energy scaling factor remains around 1 when v_{in} is within the noisy region, but if v_{in} goes outside the noisy region, it decreases fast towards 0 in a hyperbolic manner. Therefore, the comparator can save almost all its energy in most voltage ranges, except for a small noisy region that is usually within the $\mu\text{Vs} \sim \text{mVs}$ range.




Figure 6.8 Graph of the EPC's scaling factor $S(k)$.




Figure 6.9 Comparisons during SAR ADC conversion in the energy-worst case.

For example, assuming an application of the EPC in a SAR ADC where the comparator is designed to have the same noise level as the quantization noise, a comparison with $v_{in} = LSB = \sqrt{12}\sigma_{v_n}$ only consumes ~ 0.317 times the energy of the comparison with $v_{in} = 0$. Even assuming the worst case of consuming the maximum comparison energy, where the comparison occurs

alternatively below and above 0 to finally finish with the comparison exactly at $v_{in} = 0$ as shown in Figure 6.9, the calculated total energy for all comparisons ($v_{in} = (1\sqrt{12})LSB, 1LSB, 2LSB, \dots, 2^{14}LSB$) during a single ADC conversion is only ~ 1.86 times the energy of a single comparison with $v_{in} = 0$.

6.4.3 Energy vs. Noise Efficiency

To evaluate the edge-pursuit comparator's energy efficiency and compare it to other comparators, we shall define a norm for comparison

$$N \equiv E \times \frac{\sigma_{v_n}^2}{V_{DD}^2}, \quad (6.29)$$

which means the energy consumption per SNR assuming maximum signal power is V_{DD}^2 . From (6.8), (6.19) and (6.26), we get the norm value for the EPC:

$$N_{EPC} = \frac{\pi^2}{6} S\left(\frac{M}{\Sigma}\right) kT \frac{(V_{DD}(\gamma_N + \gamma_P) + V_{ov})V_{ov}}{V_{DD}^2}. \quad (6.30)$$

Assuming $\gamma_N = \gamma_P = \gamma$ and $V_{DD}(\gamma_N + \gamma_P) \gg V_{ov}$, (6.30) simplifies to

$$N_{EPC} \cong \frac{\pi^2}{3} S\left(\frac{M}{\Sigma}\right) kT \gamma \frac{V_{ov}}{V_{DD}}, \quad (6.31)$$

which has the dimension of energy in the form of kT multiplied by some design factors.

From Nuzzo's analysis [50] on a single-stage regenerated comparator [38] illustrated in Figure 6.10(a), its input-referred voltage noise power $\sigma_{v_n}^2$ is derived as

$$\sigma_{v_n}^2 = \sigma_{M_1}^2 + \sigma_{S_1}^2 + \sigma_{M_{3-5}}^2 + \sigma_{S_3}^2. \quad (6.32)$$




Figure 6.10 Conventional dynamic comparators. (a) Single-stage [38], [50]. (b) Two-stage [39].

Assuming the comparator's noise is optimized enough so that $\sigma_{M_1}^2$ becomes dominant, (6.32) is simplified to

$$\sigma_{v_{nSS}}^2 \cong \sigma_{M_1}^2 = \frac{2kT\gamma}{C_X} \frac{V_{ov}}{V_{th}}. \quad (6.33)$$

where V_{th} and V_{ov} are V_{Tn3} and $V_{ov1,1}$ in the original equation in [50], which means the threshold voltage of M_3 and overdrive voltage of M_1 during comparison phase 1 defined in [50], respectively.

During a comparison, this comparator discharges X_1 and X_2 from V_{DD} to 0. Either node between the two output nodes is also fully discharged. The other output node is discharged down to around half of V_{DD} where the current through M_{3-4} and M_{5-6} are balanced. Assuming most of the energy for comparison is used in recharging these nodes, this comparator consumes energy

$$E_{SS} \cong (2C_X + 1.5C_O)V_{DD}^2 \quad (6.34)$$

per comparison. Using (6.29), this comparator's performance norm is

$$N_{SS} = E_{SS} \times \frac{\sigma_{v_{nSS}}^2}{V_{DD}^2} \cong 4kT\gamma \left(1 + \frac{3C_O}{4C_X}\right) \frac{V_{ov}}{V_{th}} \quad (6.35)$$

and following the assumption $C_O \cong C_X$ in [50], it is further simplified to

$$N_{SS} \cong 7kT\gamma \frac{V_{ov}}{V_{th}}. \quad (6.36)$$

From Elzакker's analysis [39] on a two-stage comparator illustrated in Figure 6.10(b), its input-referred voltage noise power $\sigma_{v_n}^2$ is derived as

$$\sigma_{v_{nTS}}^2 = 4kT \frac{1}{V_{th} C_F} \frac{I}{g_m} = \frac{2kT\gamma V_{ov}}{C_F V_{th}} \quad (6.37)$$

by substituting g_m with $2I/V_{ov}$, and restoring the omitted γ by the assumption $\gamma = 1$ in [39]. During a comparison, the drain nodes of the two input transistors are discharged from V_{DD} to 0, each of which is connected to a large capacitor C_F . Therefore, the energy to replenish these capacitors dominates the total energy consumption, which is

$$E_{TS} \cong 2C_F V_{DD}^2 \quad (6.38)$$

per comparison. Therefore, the comparator's performance norm is

$$N_{TS} = E_{TS} \times \frac{\sigma_{v_{nTS}}^2}{V_{DD}^2} = 4kT\gamma \frac{V_{ov}}{V_{th}}. \quad (6.39)$$

All comparators' performance norms estimated in (6.31), (6.36) and (6.39) share the same dimension and similar form factored by $kT\gamma$. Ratios among those norms are

$$N_{EPC}:N_{SS}:N_{TS} = S \left(\frac{A}{B} \right) \frac{\pi^2/3}{V_{DD}} : \frac{7}{V_{th}} : \frac{4}{V_{th}}, \quad (6.40)$$

showing that the EPC has relatively smaller norms than the other two, even when $v_{in} = 0$ and $S = 1$ where the EPC does not benefit from the scaling factor S at all. This efficiency gain comes from

- (a) Saving energy used for output regeneration (versus a single-stage comparator only), by 4/7
- (b) Increased voltage integration swing from V_{th} to $V_{DD}/2$, by V_{DD}
- (c) EPC's bidirectional operation similar to [51], where both pull-up and pull-down currents are used for phase integration, by 1/2
- (d) Fixed phase difference shift threshold for an output decision that prevents a decision with insufficient signal integration, by $\pi^2/12$.

In addition to the above, the EPC can further reduce the average comparison energy due to automatic energy scaling. For example, the EPC consumes only around 1.86x energy per single SAR ADC conversion as discussed in Section 6.4.2, which is comparable to the energy level for only a single comparison of other comparators.

Figure 6.11 shows the simulation results of the three comparators compared. With similar levels of input-referred noise (Figure 6.11(a)), the edge-pursuit comparator shows large energy savings from automatic energy scaling, while the other two comparators show nearly constant energy consumption. The ratio among the energy consumption at $v_{in} = 0$ does not match with equation (6.40) as shown in Figure 6.11(b), because some important design parameters such as V_{ov} differ among the simulated designs. If the V_{ov} is matched by increasing the size of MOSFET (M_{CLK}), the ratio of the energy consumption becomes similar to the equation (6.40).




Figure 6.11 Comparison of simulated comparator performances among EPC and conventional 1-stage [38], [50] and 2-stage [39] comparators. (a) Probability for output “high”, inferring input-referred noise. (b) Comparison energy vs. input signal difference.

6.4.4 Offset

The mismatch of the MOSFET causes an input-referred offset voltage, V_{OS} , and it makes a small delay difference, Δt_d of each delay cell. Since mismatch factors among every delay cell are uncorrelated, the standard deviation of accumulated delay difference when the edge runs a lap of N -stage delay cells is $\sqrt{N} \cdot \Delta t_d$. According to [42], the voltage to time gain of the N -stage delay cell is $N \cdot \Delta t_d / V_{OS}$, thus the input-referred offset voltage of the N -stage delay cells, V_{OS_N} is

$$V_{OS_N} = \frac{1}{\sqrt{N}} \cdot V_{OS} \quad (6.41)$$

Therefore, the input-referred offset voltage is dependent on the total area of delay cells. Figure 6.12 shows that the Monte-Carlo simulation result and the offset voltage is reduced when the number of delay cell is increased.




Figure 6.12 Simulated input-referred offset voltage vs. number of delay cell.




Figure 6.13 15-bit SAR ADC architecture with EPC and dual CDAC for high resolution.

6.5 SAR ADC with Edge-Pursuit Comparator

The EPC is applied to a 15-bit high resolution synchronous SAR ADC that is composed of a CDAC and digital logic as shown in Figure 6.13. The EPC uses 16 delay cells without load capacitor. The EPC has a meta-stability issue because the comparison time is automatically changed according to the input voltage difference. The performance and the comparison time of the EPC is maximized in meta-stability condition. For this reason, the sampling rate of the ADC should be decided by considering the comparison time when the input voltage difference is very small. Figure 6.14 shows that the transient noise simulation result when the input voltage difference is 0. Most of the comparison time is smaller than 3.5 μs , thus the sampling rate of the ADC is decided to 20 kS/s.




Figure 6.14 Probability distribution function of the comparison time at $V_{IN}=0$.

The CDAC of the SAR ADC consist of the 10-bit coarse CDAC, the 5-bit fine CDAC and the 9-bit common-mode to differential gain tuning CDAC. The unit capacitance of the coarse and fine CDACs is 16 fF and unit capacitance of the tuning CDAC is 4 fF. The 10-bit differential

CDAC is implemented using a split capacitor array [52] to reduce the switching power. The 5-bit fine CDAC shares top plates with the CDAC (V_{INP} , V_{INM}) and has the same unit capacitor size as the coarse CDAC. An intentional difference between tuning the capacitors C_{TUNEP} and C_{TUNEM} induces a small differential voltage change as the shared bottom plates of the fine CDAC change, allowing high resolution without significantly increasing the overall CDAC capacitance.




Figure 6.15 Operation of 5-bit fine CDAC during fine-bit decision. (a) Initial state. (b) After a comparison with "COMP=0" (c) After another comparison with "COMP=0".

Differing from a conventional bridge-capacitor technique [53], [54], the 5-bit fine CDAC has shared bottom plates for each pair of capacitors. Figure 6.15 shows the detailed operation of the bottom node switching. First, all bottom nodes of the fine CDAC are reset to GND during the sampling phase. After finishing the 10-bit MSB decision using a differential CDAC, the shared bottom node of the fine DAC's MSB is set to V_{DD} (Figure 6.15(a)). It changes the differential

input voltage into the comparator by half a LSB of the coarse DAC (Figure 6.16, upwards arrow) to form a middle point for the 11th bit decision. After the comparison, the voltage of the MSB bottom node is set according to the comparison result (0 in the example in Figure 6.15, Figure 6.16), and the bottom node of the second MSB is switched to VDD for the 12th bit decision (Figure 15(b)). In this manner, the fine CDAC switches its shared bottom nodes in the same way as a usual single-ended SAR ADC (Figure 6.15(c)). Because the bottom node switching injects the same charge into both CDAC top output nodes, switching a capacitor only shifts the common mode voltage of the two output nodes and does not impact the SAR as long as the two CDACs are completely matched. However, by creating a small imbalance between the total capacitance to ground of the two CDAC output nodes, this common mode shift will also translate into a small differential voltage difference (Figure 6.16). This common mode charge injection to differential voltage gain is fine-tuned using the two tuning capacitors C_{TUNEP} and C_{TUNEM} (Figure 6.13).




Figure 6.16 Operation principle of the fine-bit CDAC generating small voltage change.

As depicted in Figure 6.17, both the bridge-capacitor technique and common-mode CDAC technique use tuning capacitor arrays to control the fine-to-coarse CDAC gain. Tuning switches in these capacitor arrays have parasitic capacitances whose values vary as the corresponding top voltage changes, possibly injecting harmonic voltage distortion in the sampled signal. Compared

to the bridge-capacitor technique, the common-mode CDAC technique is less affected by this distortion because the top plate is shared between the coarse and fine CDAC, where voltage across the tuning capacitors always stays near the input common-mode voltage whenever a fine comparison is performed (Figure 6.17(b)). On the other hand, the top plate voltage of the fine CDAC does not converge to the same level in the bridge-capacitor technique, so the value of the parasitic capacitor can vary more. Hence, the proposed top-plate shared fine CDAC structure shows improved linearity over the bridge-capacitor technique by reducing the non-linearity introduced by the non-linear parasitic capacitance of the switches controlling C_{TUNEP} and C_{TUNEM} .




Figure 6.17 Comparison between techniques for high-resolution CDAC. (a) Bridge-capacitor scheme [53], [54] (b) Presented common-mode switching CDAC.

The 5 bit CDAC with common-mode shifting shares its top node, thus a mismatch of the fine CDAC can cause more error than the bridge capacitor technique. However, the total size of the fine CDAC is 16 times smaller than the total CDAC size and the mismatch factor of the MOM capacitor which is used to design the CDAC is 0.2%. If we assume that the mismatch error follows a Gaussian distribution, the mismatch error caused by the fine CDAC does not make significant effect to the 15 bit CDAC. Also, the mismatch error can be calibrated using several techniques like a redundancy capacitor. On the other hands, it is very hard to reduce the non-linearity from the voltage dependent capacitor of switches.

The common-mode rejection ratio is also important design factor for the fine comparison. The maximum common-mode voltage changing at the fine comparison is about 30 mV and it can change the noise and delay from the current-limiting MOSFETs. However, the EPC has a symmetric structure and the two edges in the EPC propagate through the same delay cells and each delay cell has both PMOS and NMOS for current-limiting. For this reason, two propagation edges have same delay, when the input voltage difference is 0, even though the common-mode voltage is shifted. Therefore, the input-referred offset of the EPC causing the common-mode shifting is negligible. Also the 9-bit tuning capacitance range of the common-mode to differential gain is made sufficiently wide to cover this common-mode change issue.

6.6 Measured Results

The ADC with the EPC was fabricated in a 40nm CMOS process with a total area of 0.315 mm² (Figure 6.18). Shown as a white dot in the middle, the EPC has a very small area of 54 μ m², considering its low noise level. The EPC is not located at the center between the CDACs because

there are many digital signal lines at the center. Therefore, we move the EPC down to prevent the noise. The different distance between the plus/minus CDAC and comparator lead to different parasitic capacitance of the CDAC top node, but this capacitance value is much smaller than the unit capacitance and the sampling rate of the ADC is slow.




Figure 6.18 Die photograph of 15-bit SAR ADC with EPC.




Figure 6.19 Measured average comparison energy of the EPC vs. SAR ADC bit position.

Figure 6.19 shows the measured average comparison energy for each bit position. The comparison energy for the MSB and LSB bit position differ more than 67 times, proving its wide-range automatic energy scaling. Measured ADC results show a maximum DNL/INL of 1.9/5.2

LSB and a minimum DNL/INL is -1/-3.2 (Figure 6.20). Tuning capacitor values of the CTUNEP and CTUNEM are decided approximately by checking the output code of the ADC when the very slow and small amplitude is applied and is optimized to get a best DNL and INL. However, the tuning capacitor cannot remove the missing code perfectly and it limits the ENOB to 12 bit.




Figure 6.20 Measured DNL and INL




Figure 6.21 Measured SNDR and SFDR vs. input signal frequency.

SFDR and SNDR are 95.1dB and 74.12 dB at the Nyquist frequency (Figure 6.21), which corresponds to 12.02b ENOB. Figure 6.22 shows the measured frequency spectrum when the input frequency is 0.999 kHz (Figure 6.22(a)) and 9.999 kHz (Figure 6.22(b)). The measured frequency spectrum shows that spurs increase when the input signal frequency is reduced, because the bandpass filter has a lower harmonics suppression and a larger signal attenuation at low input frequency. Figure 6.23 shows that the EPC consumes 104nW at the Nyquist frequency, representing only 8.9% of the total ADC power of 1.17 μ W.




Figure 6.22 Measured frequency spectrum.




Figure 6.23 Measured power consumption of the SAR ADC at Nyquist frequency.

Table 6.1 ADC Performance summary and comparison.

	This work	Tai, ISSCC 2014	Harpe, ISSCC 2014	Lim, ISSCC 2015	Liu, ISSCC 2016	Lee, JSSC 2011	Bannon, VLSIC 2014
Technology	40 nm	40 nm	65 nm	65 nm	28 nm	180 nm	180 nm
Architecture	SAR	SAR	SAR	Pipelined-SAR	Pipelined-SAR	SAR	Pipelined-SAR
Resolution (bits)	15	10	12 14	13	12	10	18
Sampling rate, F_s (kS/s)	20	200	32	50000	100000	100	5000
Input voltage range (Differential)	1.8 V_{pk-pk}	Not reported	Not reported	2.4 V_{pk-pk}	1.8 V_{pk-pk}	1.2 V_{pk-pk}	10 V_{pk-pk}
Area (mm^2)	0.315	0.0065*	0.18	0.0544*	0.0047*	0.125	5.74
SFDR	95.1	76.25	78.4 78.5	84.6	75.4	67	Not reported
SNDR	74.12	55.63	67.8 69.7	70.9	64.43	57.7	98.6
ENOB ($(SNDR-1.76)/6.02$)	12.02	8.95	10.97 11.29	11.5	10.39	9.3	16.09
INL_{max} (LSB)	5.5	0.45	0.82 3.50	0.96	0.82	0.8	0.52
DNL_{max} (LSB)	1.9	0.44	0.58 1.75	0.58	0.53	0.4	0.10
Total Power (μW)	1.17	0.084	0.310 0.352	1000	350	1.3	60520
Critical Power** (μW)	0.104	0.025***	0.124*** 0.141***	336***	119***	0.130***	Not reported
FOMs (dB)	173.4	176.8	174.9 176.3	174.9	176	163.6	177.7
FOM_C (dB)****	184	181.6	178.9 180.2	179.7	180.6	173.6	-

* Active area ** Power for noise critical block (comparator in SAR, amplifier in pipelined SAR)
 *** Calculated value from the paper presentation material **** $SNDR+10\log(F_s/2/(Critical\ power))$

Table 6.1 summarizes the performance of the implemented ADC with the EPC, and compares it with other similar works on SAR or pipeline-assisted SAR ADCs. To compare the EPC's efficiency with other ADCs adopting different architecture more clearly, a new figure of merit, named FoMC, is derived from the Schreier FoM. In FoMC, the total power consumption term of the original Schreier FoM is replaced by the power consumption of the noise-critical blocks only, such as the comparators in SAR ADCs, amplifiers in pipelined ADCs, and integrators in delta-sigma ADCs, giving more emphasis on the energy efficiency of noise-critical blocks except for the logic and CDAC power.

$$FoM_C \equiv SNDR + 10 \log \left(\frac{F_S}{2 \times (Critical\ Power)} \right). \quad (6.42)$$

While the FoM_S of the ADC is 173.4 dB, the FoM_C of the EPC in this SAR ADC is calculated to be 184 dB, which compares favorably to other similar designs. This underscores the applicability of the EPC to other low-power SAR ADC topologies.

6.7 Conclusion

An energy efficient comparator, named the edge-pursuit comparator (EPC), with an automatic energy scaling capability according to the input difference is presented. Capacitors in the oscillation path are recycled many times during phase-based operation, which allows for accurate comparisons with a small area and total capacitance. Bidirectional signal integration naturally occurs as edges propagate, offering extra efficiency gain. A 15-bit SAR ADC using a small EPC of 54 μm^2 shows a 74.12 dB SNDR and a 173.4 dB FoMS at the Nyquist frequency of 10kHz. The EPC shows 67 \times automatic energy scaling between the MSB and LSB bit decisions

without any external control, saving a significant portion of the energy for the MSB decision. It also has a 184 dB FoMC, which is the best number among the designs compared.

CHAPTER 7

Fully-Integrated Voltage / Temperature Lock with On-Chip Oven Control

7.1 Introduction

PVT variation forces overdesign of many circuits to ensure robust operation, incurring area and power overhead. Techniques that lock circuit operation relative to a reference input such as a reference voltage, current, and frequency are widely used to relieve this variation, but these approaches require an accurate reference, creating another design overhead. Even with an accurate reference, temperature variation usually remains present as every single transistor is affected by temperature change.

To reduce variation due to temperature, several prior works use temperature compensation by tuning the circuit according to the measured temperature [55]. This requires temperature-specific tuning of the circuit and adds significant cost. In other applications such as accurate frequency generators and MEMS sensors, system temperature is directly controlled at a constant level using a heater [56]. Some optical links use in-silicon local heating of the optical ring resonator to fine-tune its resonance frequency [57]. Though this oven-control temperature locking has been rarely implemented in fully-integrated monolithic circuit, internal heaters have been used in sensors and calibration circuits [55], [58].

This paper presents an on-chip local 2-D voltage / temperature lock for removing both voltage and temperature variation by locking these variables concurrently. A fully integrated structure, including controller, in-domain heater, and sensing components, enables significant power and area (system volume) reductions for both the heating and heat control. Temperature and voltage sensing and locking paths are integrated together to further reduce design and area overhead. After locking, only static process variation remains and can be easily compensated by an inexpensive 1-point calibration. A wide range of circuits can be placed in the local locked region for extra accuracy and robustness; for example, on-chip reference generators such as bandgap references and relaxation oscillators can achieve much higher accuracy than previously reported when used in conjunction with the proposed technique.




Figure 7.1 Main concept of the voltage / temperature simultaneous lock.

7.2 Simultaneous Voltage-Temperature Lock Concept

Figure 7.1 shows the main idea of the voltage/temperature locking circuit. To lock the voltage and temperature at specific points, three simple voltage/temperature sensing circuits are

implemented in the region to be temperature-locked. These three sensors are tuned to have different output sensitivities to voltage and temperature changes. The three sensing circuits' relative outputs are regulated at a fixed ratio by 2-D simultaneous voltage and temperature feedback. An example is illustrated in Figure 7.1 where the output of the three sensors, O_A , O_B and O_C are locked at $a:b:c$. This locking point will be at the intersection of two contour lines corresponding to $O_A:O_B = a:b$ and $O_A:O_C = a:c$. If these two lines cross at a unique point within a wide reasonable voltage-temperature operating region, the locking circuits will attempt to lock the ratio $O_A:O_B:O_C$ to $a:b:c$ by moving the voltage and temperature onto this unique crossing point, resulting in a fixed voltage and temperature level.

This method does not require complex sensors or references for measuring an absolute voltage or temperature level. Instead, the ratio of three sensors ($a:b:c$) can be sampled at a certain operating point during testing and used to lock the domain at the same point during runtime. Once locked, the locked voltage and temperature themselves or outputs from simple circuits can be used as simple references. In addition, one can improve the temperature coefficient of any pre-existing circuit by placing it in the locked domain.

7.3 Implementation Detail

Figure 7.2 shows the actual implementation of the test circuit. Three differently tuned ring-oscillators (ROs) are used as sensors because they are sensitive to both voltage and temperature, easy to implement, and their frequency outputs are easy to process. To lock the frequencies to a certain ratio, two fractional phase frequency detectors (PFDs) are individually used to control the voltage regulator and heater. To ensure proper feedback that moves toward locking, the frequency

weighting factors, K_A , K_B , and K_C , are differently tuned for the two PFDs. The output of each PFD is fed into a charge pump to control the VDD or heater current. Implemented outside of the locked domain, the PFDs and charge pumps are implemented digitally using standard cells, ensuring robust operation over a wide voltage and temperature range and offering ease of design and portability.




Figure 7.2 Overall architecture of the implemented test circuit.




Figure 7.3 Detailed oscillator implementation.




Figure 7.4 Structure of the on-chip heater.

Figure 7.3 shows the detailed structure of the three ROs. To reduce power dissipation and allow for wide tunability of the operating point, two or three ROs are stacked across VDD and VSS, as shown. Internal nodes in each stacked RO are capacitively coupled so that oscillations are in phase in all stacks and stable [26]. Oscillators A and B use a stack of two ROs, with low-VT

devices in oscillator A and standard-VT devices in oscillator B. When the shared VDD of these two oscillators is high, their overdrive voltage difference is relatively small and gives rise to a frequency ratio $f_A:f_B$ near 1. When the shared VDD level reduces, $f_A:f_B$ increases as the relative overdrive voltage difference becomes large. Therefore, by locking this ratio at a certain intermediate value, one can ensure that the two oscillators operate in the near-threshold region, which is helpful in controlling the RO frequency and power dissipation levels. Oscillator C uses a stack of three ROs, hence the voltage across a single stack is lower and the operating point is moved towards the sub-threshold region where frequency is more sensitive to temperature. In this way, sufficient sensitivity to both voltage and temperature is achieved even in the presence of process variation.

For effective and uniform heating throughout the domain, heater elements are inserted between the inverters in ROs, as depicted in Figure 7.4. The heater current flows through the gate electrodes so that the heat is generated uniformly in the gate area.

7.4 Measurement Results

To experimentally demonstrate the concept of 2-D voltage / temperature lock and evaluate its performance, a test chip is fabricated in a 14nm FinFET process (Figure 7.5).






Figure 7.5 Die micrograph.


We first consider a case with only the voltage lock turned on, controlled by $f_A:f_B$. All results with different temperatures from 25°C to 100°C (Figure 7.6a) shows successful frequency locking at ~0.75-0.8V within a 2.6% range, which corresponds to less than 0.0066 V/V voltage sensitivity. On the other hand, temperature locking using $f_A:f_C$ with supply voltage fixed to 0.9V shows 0.95% fC variation (Figure 7.6b), which corresponds to 0.013 °C/°C temperature sensitivity.





(a) Results w/ voltage lock



(b) Results w/ temperature lock



(c) Effect of heater vs. temperature change



(d) Results w/ two locks

Figure 7.6 Measurement Results.

Heater power dissipation is almost linear with the provided temperature increase, with a slope of $\sim 2\text{mW}/^\circ\text{C}$. Measured heater performance (Figure 7.6c) shows that the heater accurately replicates the effect of an ambient temperature change, indicating its uniform heating over the locked domain. The test chips and packages do not use any heat insulation – an open ceramic package is used, with conductive epoxy that lowers thermal resistance and renders the heaters less effective. Plastic packaging without special heat-removal components would further improve the heater’s efficiency.

The measured results with both locks active (Figure 7.6d) shows the total frequency spread is $\sim 7\text{-}8\%$, which is $\sim 100\times$ less than the frequency spread without the locking mechanism. This indicates that concurrent V/T locking performs as well as each locking mechanism in isolation. Table 7.1 summarizes the performance of this work, showing the effectiveness of monolithic oven-control to replace off-chip approaches.

Table 7.1 Performance summary.

Technique	2-D Voltage / Temperature lock
Process	14nm FinFET
Supply Voltage Sensitivity	$< 0.0066 \text{ V/V}$ @ $25^\circ\text{C} - 100^\circ\text{C}$
Ambient Temperature Sensitivity	$0.013 \text{ }^\circ\text{C}/^\circ\text{C}$ (locked at $\sim 25^\circ\text{C}$) $0.007 \text{ }^\circ\text{C}/^\circ\text{C}$ (locked at $\sim 60^\circ\text{C}$)
Power Consumption	Heater: $\sim 2\text{mW} / ^\circ\text{C}$ Others: $< 2.4\text{mW} @ 0.9\text{V}$
Overall Area	$0.3\text{mm} \times 0.4\text{mm}$
Area of Sensors Only	$7.5\mu\text{m} \times 12.5\mu\text{m}$

CHAPTER 8

Conclusion

8.1 Summary of Contributions

This dissertation has discussed the new challenges in small sensor systems arising in important non-digital blocks. Since these circuit do not follow the traditional scaling trend, new observations and techniques are required to solve these challenges.

Chapter 2 and Chapter 3 have discussed the circuits related to power management in remote systems, as their small form factor limits both the energy storage capacity and energy harvesting availability. Therefore, high-efficiency power conversion has become necessary over a wide power range down to several nanowatts, which has introduced new challenges. This dissertation presented low-power energy harvester and power regulator circuits maintaining high efficiency in wide power ranges from nanowatts level, which are realized by several newly proposed techniques such as a power efficient self-oscillating structure, cascaded 2:1 converter topologies for widely reconfigurable conversion ratio control, and a stable frequency control over a wide power range using leakage-based oscillators and load-proportional feedback control scheme. Chapter 4 also proposed a new cascaded converter topology with more ratio reconfigurability and improved conversion efficiency using negative voltage feedback.

Chapter 5 and Chapter 6 have addressed challenges in analog circuits essential to sensor interface implementation. Difficulties in area scaling in traditional analog circuits from their noise requirement and limited density of passive devices are overcome by shifting their operation into more digital-like manner. Analog operation in phase and frequency domain using simple combinations of digital logic blocks have realized similar or better performance than traditional analog operation in voltage and current domain, while saving lots of area by eliminating passive analog elements. Using this approach, Chapter 5 presented a capacitance-to-digital sensor interface with the best figure of merit, and Chapter 6 presented a new clocked comparator with automatic energy scaling capability and best energy efficiency among other previous works compared.

Chapter 7 discussed the PVT variation and its mitigation, which is becoming more important in advanced technologies as the effect of variation becomes more serious due to its small device size and lower supply voltage level. A 2-D simultaneous voltage / temperature locking technique using an on-chip heater is presented in this chapter, by which a system in the locked domain can remove the variation from external voltage and temperature changes. After locking, only static process variation remains and can be easily compensated by an inexpensive 1-point calibration.

8.2 Future Research Directions

Chapter 2 through Chapter 6 have presented several techniques to overcome challenges from the small size of IoT systems, focusing on power and energy efficiency. In addition, Chapter 7 has presented a technique to operate these efficient circuits with high accuracy without the impact of variation. These techniques open many future research directions that can further improve the

quality and efficiency or relieve challenges or restrictions in applying these techniques in other circuits, some of which are discussed in this section.

Techniques used in energy harvesting and power management in this dissertation are all based on the switched-capacitor conversion technique, whose performance largely depends on the size and quality of the on-chip capacitors. Works in this dissertation mostly used low-density metal-insulator-metal (MIM) capacitors, but using higher density capacitors such as trench capacitor and capacitors with ferroelectric devices can greatly improve the overall performance.

The iterative discharge technique used in the CDC can be improved in many ways. Implementing a similar circuit in advanced technology can improve its resolution due to the reduced quantization noise and more noise averaging over periods. Energy loss in level converters and other auxiliary circuits can also be reduced by more design optimization. In addition, this digital-like circuit modification can be applied to other similar sensor interfaces such as resistance sensors and temperature sensors.

The great energy efficiency improvement of the edge-pursuit comparator can initiate many following research work. As shown in the measured results of the EPC in a SAR ADC, this comparator now consumes less energy than a CDAC in a SAR ADC, or an analog amplifier for low-noise signal amplification, which implies that it has a potential to reduce a complexity of a multi-stage sensor frontend or A/D interface to less stages.

The variation removal loop can be easily improved in its performance and efficiency. As shortly discussed in Section 7.4, implementing any heat insulation around the test chip or locked domain can improve the heater efficiency. Measured data on the behavior of the temperature loop,

which is difficult to simulate before fabrication, can be used to design more stable feedback loop in the future.

BIBLIOGRAPHY

- [1] “ISSCC 2016 Trends,” 2016, http://isscc.org/doc/2016/ISSCC2016_TechTrends.pdf.
- [2] W. M. Holt, “1.1 Moore’s law: A path going forward,” in *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, 2016, pp. 8–13.
- [3] W. Holt, “Intel Investor Meeting,” Nov. 20, 2014, <http://intelstudios.edgesuite.net/im/2014/index.html>.
- [4] D. C. Daly, L. C. Fujino, and K. C. Smith, “Through the Looking Glass – The 2017 Edition: Trends in Solid-State Circuits from ISSCC,” *IEEE Solid-State Circuits Mag.*, vol. 9, no. 1, pp. 12–22, winter 2017.
- [5] W. Arden, M. Brillouët, P. Coge, M. Graef, B. Huizing, and R. Mahnkopf, “‘More-than-Moore’ White Paper,” 2010, http://www.itrs2.net/uploads/4/9/7/7/49775221/irc-itrs-mtm-v2_3.pdf.
- [6] P. Medagliani et al., *Internet of Things Applications-From Research and Innovation to Market Deployment*. The River Publishers, 2014.
- [7] “International Technology Roadmap for Semiconductors 2.0 - 2015 Edition,” <http://www.itrs2.net/itrs-reports.html>.
- [8] M. Fojtik *et al.*, “A Millimeter-Scale Energy-Autonomous Sensor System With Stacked Battery and Solar Cells,” *IEEE J. Solid-State Circuits*, vol. 48, no. 3, pp. 801–813, Mar. 2013.
- [9] Y. Lee *et al.*, “A Modular 1 mm Die-Stacked Sensing Platform With Low Power I C Inter-Die Communication and Multi-Modal Energy Harvesting,” *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 229–243, Jan. 2013.
- [10] J. P. Im, S. W. Wang, S. T. Ryu, and G. H. Cho, “A 40 mV Transformer-Reuse Self-Startup Boost Converter With MPPT Control for Thermoelectric Energy Harvesting,” *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3055–3067, Dec. 2012.
- [11] K. W. R. Chew, Z. Sun, H. Tang, and L. Siek, “A 400nW single-inductor dual-input-tri-output DC-DC buck-boost converter with maximum power point tracking for indoor photovoltaic energy harvesting,” in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 68–69.

- [12] K. Kadirvel *et al.*, “A 330nA energy-harvesting charger with battery management for solar and thermoelectric energy harvesting,” in *2012 IEEE International Solid-State Circuits Conference*, 2012, pp. 106–108.
- [13] S. Bandyopadhyay, P. P. Mercier, A. C. Lysaght, K. M. Stankovic, and A. P. Chandrakasan, “23.2 A 1.1nW energy harvesting system with 544pW quiescent power for next-generation implants,” in *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 396–397.
- [14] H. Shao, C.-Y. Tsui, and W.-H. Ki, “An inductor-less MPPT design for light energy harvesting systems,” in *2009 Asia and South Pacific Design Automation Conference*, 2009, pp. 101–102.
- [15] P. H. Chen *et al.*, “A 120-mV input, fully integrated dual-mode charge pump in 65-nm CMOS for thermoelectric energy harvester,” in *17th Asia and South Pacific Design Automation Conference*, 2012, pp. 469–470.
- [16] I. Lee *et al.*, “A ripple voltage sensing MPPT circuit for ultra-low power microsystems,” in *2013 Symposium on VLSI Circuits*, 2013, pp. C228–C229.
- [17] S. Bang *et al.*, “A fully integrated switched-capacitor based PMU with adaptive energy harvesting technique for ultra-low power sensing applications,” in *2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)*, 2013, pp. 709–712.
- [18] D. Somasekhar *et al.*, “Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process,” *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 751–758, Apr. 2010.
- [19] L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz, and R. H. Dennard, “A fully-integrated switched-capacitor 2 #x2236;1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm²,” in *2010 Symposium on VLSI Circuits*, 2010, pp. 55–56.
- [20] T. V. Breussegem and M. Steyaert, “A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler,” in *2009 Symposium on VLSI Circuits*, 2009, pp. 198–199.
- [21] I. Doms, P. Merken, R. Mertens, and C. V. Hoof, “Integrated capacitive power-management circuit for thermal harvesters with output power 10 to 1000 #x00B5;W,” in *2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers*, 2009, p. 300–301,301a.
- [22] S. Bang, A. Wang, B. Giridhar, D. Blaauw, and D. Sylvester, “A fully integrated successive-approximation switched-capacitor DC-DC converter with 31mV output voltage resolution,” in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 370–371.
- [23] L. G. Salem and P. P. Mercier, “4.6 An 85%-efficiency fully integrated 15-ratio recursive switched-capacitor DC-DC converter with 0.1-to-2.2V output voltage range,” in *2014 IEEE*

International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 88–89.

- [24] T. M. Andersen *et al.*, “20.3 A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.
- [25] T. M. Andersen *et al.*, “A 4.6W/mm² power density 86% efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS,” in *2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2013, pp. 692–699.
- [26] W. Jung *et al.*, “An Ultra-Low Power Fully Integrated Energy Harvester Based on Self-Oscillating Switched-Capacitor Voltage Doubler,” *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2800–2811, Dec. 2014.
- [27] H. P. Le, J. Crossley, S. R. Sanders, and E. Alon, “A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19W/mm² at 73% efficiency,” in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 372–373.
- [28] J. Jiang, Y. Lu, C. Huang, W. H. Ki, and P. K. T. Mok, “20.5 A 2-/3-phase fully integrated switched-capacitor DC-DC converter in bulk CMOS for energy-efficient digital circuits with 14% efficiency improvement,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.
- [29] L. G. Salem and P. P. Mercier, “A Recursive Switched-Capacitor DC-DC Converter Achieving Ratios With High Efficiency Over a Wide Output Voltage Range,” *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2773–2787, Dec. 2014.
- [30] L. G. Salem and P. P. Mercier, “A battery-connected 24-ratio switched capacitor PMIC achieving 95.5%-efficiency,” in *2015 Symposium on VLSI Circuits (VLSI Circuits)*, 2015, pp. C340–C341.
- [31] P. Cong, N. Chaimanonart, W. H. Ko, and D. J. Young, “A Wireless and Batteryless 10-Bit Implantable Blood Pressure Sensing Microsystem With Adaptive RF Powering for Real-Time Laboratory Mice Monitoring,” *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3631–3644, Dec. 2009.
- [32] H. Ha, D. Sylvester, D. Blaauw, and J. Y. Sim, “12.6 A 160nW 63.9fJ/conversion-step capacitance-to-digital converter for ultra-low-power wireless sensor nodes,” in *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 220–221.
- [33] S. Oh, W. Jung, K. Yang, D. Blaauw, and D. Sylvester, “15.4b incremental sigma-delta capacitance-to-digital converter with zoom-in 9b asynchronous SAR,” in *2014 Symposium on VLSI Circuits Digest of Technical Papers*, 2014, pp. 1–2.

- [34] M. H. Ghaed *et al.*, “Circuits for a Cubic-Millimeter Energy-Autonomous Wireless Intraocular Pressure Monitor,” *IEEE Trans. Circuits Syst. Regul. Pap.*, vol. 60, no. 12, pp. 3152–3162, Dec. 2013.
- [35] Z. Tan, R. Daamen, A. Humbert, Y. V. Ponomarev, Y. Chae, and M. A. P. Pertijs, “A 1.2-V 8.3-nJ CMOS Humidity Sensor for RFID Applications,” *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2469–2477, Oct. 2013.
- [36] Z. Tan, S. H. Shalmany, G. C. M. Meijer, and M. A. P. Pertijs, “An Energy-Efficient 15-Bit Capacitive-Sensor Interface Based on Period Modulation,” *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1703–1711, Jul. 2012.
- [37] T. Kobayashi, K. Nogami, T. Shirotori, Y. Fujimoto, and O. Watanabe, “A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture,” in *1992 Symposium on VLSI Circuits Digest of Technical Papers*, 1992, pp. 28–29.
- [38] Y.-T. Wang and B. Razavi, “An 8-bit 150-MHz CMOS A/D converter,” *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 308–317, Mar. 2000.
- [39] M. van Elzaker, E. van Tuijl, P. Geraedts, D. Schinkel, E. A. M. Klumperink, and B. Nauta, “A 10-bit Charge-Redistribution ADC Consuming 1.9 W at 1 MS/s,” *IEEE J. Solid-State Circuits*, vol. 45, no. 5, pp. 1007–1015, May 2010.
- [40] P. Harpe, E. Cantatore, and A. v Roermund, “A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction,” in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 270–271.
- [41] P. Harpe, E. Cantatore, and A. van Roermund, “11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR,” in *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 194–195.
- [42] S. K. Lee, S. J. Park, H. J. Park, and J. Y. Sim, “A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface,” *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 651–659, Mar. 2011.
- [43] M. Shim *et al.*, “An oscillator collapse-based comparator with application in a 74.1dB SNDR, 20KS/s 15b SAR ADC,” in *2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)*, 2016, pp. 1–2.
- [44] M. Ahmadi and W. Namgoong, “Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators,” *IEEE Trans. Circuits Syst. Regul. Pap.*, vol. 62, no. 10, pp. 2369–2379, Oct. 2015.
- [45] H. Y. Tai, Y. S. Hu, H. W. Chen, and H. S. Chen, “11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS,” in *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 196–197.

- [46] C. C. Liu, “27.4 A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS,” in *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, 2016, pp. 462–463.
- [47] K. Yang, Q. Dong, D. Blaauw, and D. Sylvester, “14.2 A physically unclonable function with BER $\times 10^{-8}$ for robust chip authentication using oscillator collapse in 40nm CMOS,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.
- [48] A. A. Abidi, “Phase Noise and Jitter in CMOS Ring Oscillators,” *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1803–1816, Aug. 2006.
- [49] H. Risken and J. H. Eberly, “The Fokker-Planck equation, methods of solution and applications,” *J. Opt. Soc. Am. B Opt. Phys.*, vol. 2, p. 508, Mar. 1985.
- [50] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. V. der Plas, “Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures,” *IEEE Trans. Circuits Syst. Regul. Pap.*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [51] M. Liu, P. Harpe, R. van Dommele, and A. van Roermund, “15.4 A 0.8V 10b 80kS/s SAR ADC with duty-cycled reference generation,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.
- [52] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC,” *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 739–747, Apr. 2007.
- [53] Y. Chen *et al.*, “Split capacitor DAC mismatch calibration in successive approximation ADC,” in *2009 IEEE Custom Integrated Circuits Conference*, 2009, pp. 279–282.
- [54] J. Y. Um, Y. J. Kim, E. W. Song, J. Y. Sim, and H. J. Park, “A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits,” *IEEE Trans. Circuits Syst. Regul. Pap.*, vol. 60, no. 11, pp. 2845–2856, Nov. 2013.
- [55] Y. Satoh, H. Kobayashi, T. Miyaba, and S. Kousai, “A 2.9mW, ± 85 ppm accuracy reference clock generator based on RC oscillator with on-chip temperature calibration,” in *2014 Symposium on VLSI Circuits Digest of Technical Papers*, 2014, pp. 1–2.
- [56] J. Lim, K. Choi, H. Kim, T. Jackson, and D. Kenny, “Miniature Oven Controlled Crystal Oscillator (OCXO) on a CMOS Chip,” in *2006 IEEE International Frequency Control Symposium and Exposition*, 2006, pp. 401–404.
- [57] H. Li *et al.*, “22.6 A 25Gb/s 4.4V-swing AC-coupled Si-photonics microring transmitter with 2-tap asymmetric FFE and dynamic thermal tuning in 65nm CMOS,” in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers*, 2015, pp. 1–3.
- [58] U. Sönmez, F. Sebastiano, and K. A. A. Makinwa, “11.4 1650 μm^2 thermal-diffusivity sensors with inaccuracies down to 0.75°C in 40nm CMOS,” in *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, 2016, pp. 206–207.