DOI: 10.1049/cds2.12086

Revised: 23 April 2021



Spice modelling of a tri-state memristor and analysis of its series and parallel characteristics

Pu Li¹ | Xiaoyuan Wang¹ | Xue Zhang¹ | Jason K. Eshraghian² Herbert Ho Ching Lu³

¹School of Electronic Information, Hangzhou Dianzi University, Hangzhou, China

²Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA

³School of Electrical and Electronic Engineering, The University of Western Australia, Perth, WA, Australia

Correspondence

Xiaoyuan Wang, School of Electronic Information, Hangzhou Dianzi University, Hangzhou, China. Email: youyuan-0213@163.com

Funding information

National Natural Science Foundation of China. Grant/Award Number: 61871429; Natural Science Foundation of Zhengjiang Province, Grant/Award Number: LY18F010012

Abstract

Memristors are passive non-linear circuit components with memory characteristics, and have been recognized as the fourth basic circuit component, along with resistors, capacitors, and inductors. It has been nearly half a century since the conceptualisation of the memristor, and related research has mainly focussed on the two aspects of binary and continuous memristors. However, compared with these two types of memristors, tri-state and multi-state memristors have greater data density per device, with rich dynamics and great potential in logic and chaotic circuit applications. Moreover, previous studies show that the series-parallel connection of memristor generates more diverse circuit behaviours and increased capacity over a single memristor. However, most of this research is based on mathematical analysis, and lack behavioural circuit simulations or experimental validation. Here, the tri-state memristor is proposed and the mathematic and equivalent Spice models of the tri-state memristor is shown. Furthermore, the circuit characteristics are studied with a complete characterisation of its series-parallel behaviours of the tri-state memristor. Simulations are performed with LTSpice, and the results verify the theoretical analysis, which provides a strong experimental basis for the study of combinational memristive circuits.

1 **INTRODUCTION**

The memristor was postulated by Chua in 1971 as the fourth fundamental circuit element, in addition to the resistor, inductor and capacitor [1]. In 2008, HP Laboratories realized a physical device model for the memristor, which has set off a research upsurge of the memristor [2]. However, the barrier to access reliable devices remains high due to the high cost of highly specialised processes. Accordingly, it is important for design and verification to model the memristor and design an equivalent circuit emulator to accurately describe the internal characteristics and port characteristics of the components. These studies will provide a theoretical basis and technical foundation for the circuit design and application of new memory devices in the future.

In 2009, Biolek designed a Spice memristor model with a parameterisable non-linear boundary [3]. In 2010, Mohammad and Parker implemented a low-pass filter based on the Spice

model of the memristor [4]. In 2011, Batas constructed a Spice model of a memristor, and used this model to simulate the memristor in series and parallel [5]. In 2012, Adzmi devised a Spice model of a memristor based on the mathematical model of a HP memristor with a window function and built a simple analog circuit to verify the accuracy of the Spice memristor model [6]. In the same year, Eshraghian [7] introduced a modelling approach based on tunnelling, which includes the concept of programing threshold and SPICEfriendly adaptation, and the approach significantly improves simulation robustness in terms of convergence and overflows for current. In 2015, Takahashi proposed the Spice model of a memristor with a Tukey window function [8]. In 2016, Biolek established two Spice models of complex memristive networks, namely the improved S model (simple and reliable) and the improved Pickett model (accurate enough to reduce complexity). The improved models can operate without convergence issues in a circuit network containing multiple

© 2021 The Authors. IET Circuits, Devices & Systems published by John Wiley & Sons Ltd on behalf of The Institution of Engineering and Technology.

This is an open access article under the terms of the Creative Commons Attribution-NonCommercial-NoDerivs License, which permits use and distribution in any medium, provided the original work is properly cited, the use is non-commercial and no modifications or adaptations are made.

memristors [9]. In 2017, Mbarek created a simple Spice model suitable for memory cell design, tested the circuit characteristics of the model under different parameter conditions and different input signals. The advantages and disadvantages of the proposed model and the other four types of memristor Spice models are compared [10].

Recently, research on memristors in mathematical models, circuit models, and physical device models has been carried out successively [6, 11–14], and the application of memristors in chaotic circuits and other fields has also improved [15, 16]. However, a single memristor is insufficient for practical applications. Some scholars have researched on the series-parallel characteristics of compositely connected memristor circuits. It is demonstrated that the memristor series-parallel circuits allow for high data density, better performance, and better dynamic characteristics. In 2017, He and Huang used a thirdorder smooth flux-controlled memristor model to theoretically analyse the equivalent resistance of series-parallel and reverse series-parallel circuits, and conducted numerical simulations [17]. In 2018, Zheng studied the memristor series-parallel circuit with a coupling effect and applied it to the classic Chua's circuit to generate a chaotic attractor [18]. In 2019, Guo established a combined circuit based on a fractional memristor and analysed the equivalent memconductance of the combined circuit under different parameters and different connection methods. The analysis method and research results provided a reference for the subsequent cascade study of memcapacitors, meminductors and other high-order components [19].

During the in-depth study of the memristor theory, our team found that there is an increasingly important need for tristate memristors when compared with the existing binary with continuous memristor models. For example, in digital logic circuits, a tri-state memristor has greater data density, which is useful for constructing multi-state logic circuits. In non-linear circuits, building a chaotic system based on a tri-state memristor can expand the type of chaos and broaden the design space of chaotic systems. In 2021, the authors of this paper realized a chaotic system based on a voltage-controlled ternary memristor, which lays the foundation for the application of trivalued and multi-valued memristors in non-linear systems [20]. Nevertheless, reports on tri-state memristors are sparse in the literature, and there is a lack of in-depth and systematic analysis on tri-state memristors. Therefore, it is of great importance to propose a mathematical model for a tri-state memristor, establish a Spice circuit model of a tri-valued memristor, and study the characteristics of the series-parallel circuit of the tristate memristor.

The content of this article is as follows: Section 2 presents the Mathematical model and the LTSpice circuit model of the tri-state memristor. In section 3, series-parallel circuit characteristics of tri-state memristor are analysed in detail. LTSpice simulations are provided in Section 4 to validate the correction of the theatrical analysis in Section 3. Conclusions are drawn in Section 5.

2 | MODELING OF A TRI-STATE MEMRISTOR

2.1 | Mathematical model of a voltagecontrolled tri-state memristor

In contrast to binary and continuous memristors, this paper shows the series and parallel circuit characteristics of the tristate memristors, aiming to reveal a simple and feasible method for building a multi-valued memristor by ternary memristors through cascade connection, actually this study provides a way for building a ternary memristor by binary memristors too.

In this study, we take the voltage-controlled tri-state memristor as the research subject, because the currentcontrolled memristor research is similar to that of the voltage-controlled memristor. We present a mathematical model for voltage-controlled tri-state memristors based on the way of building a multi-valued memristor mathematic model first proposed in [21]. The specific q- φ relation of the tri-state memristor model is described by an asymmetrical piecewise linear function as follows:

$$q = a + b\varphi + c |\varphi + e| - d |\varphi - e| \quad \varphi(0) < -e \qquad (1)$$

where q and φ are the charge and the flux of the memristor, $\varphi(0)$ is the initial state of flux, a, b, c, d, e are constant parameters, here e and -e are the turning points of the tri-valued memristor. Only and only if $\varphi(0) < -e$, Equation (1) expresses a tri-valued memristor model with threshold characteristics, that is when the flux across the memristor greater or less than the threshold values, the memristor will change to three different values. In the cases not match the condition $\varphi(0) < -e$, this model expresses a binary memristor ($-e < \varphi(0) < e$) and a constant resistor ($\varphi(0) > e$).

According to the mathematical definition of the memristor, by taking the derivative on both sides of Equation (1), the relationship between the memconductance and the flux of the voltage-controlled tri-state memristor can be obtained as:

$$\frac{dq}{d\varphi} = G(\varphi) = [b + csgn(\varphi + e) - dsgn(\varphi - e)] \quad \varphi(0) < -e$$
(2)

where $G(\varphi)$ is the memconductance in unit Siemens (S) and $sgn(\cdot)$ represents the signum. To show the specific characteristics of the tri-state memristor model, we set [a, b, c, d, e] = [0.0045, 0.25, 0.4, 0.25, 0.3], then we can obtain the fluxcharge relationship in Figure 1(a) and the fluxmemconductance relationship in Figure 1(b).

Applying the sinusoidal excitation voltage $v(t) = 1.2\sin(2\pi ft)$ to the above tri-state memristor model, with a frequency f = 0.159 Hz and initial state $\varphi(0) = -0.4$, the



FIGURE 2 Applied voltage curves and characteristic curves of voltage-controlled tri-valued memristor model (a) t-v curve, (b) t- φ curve, (c) v-i curve, (d) t-G curve

characteristic curves of the voltage-controlled tri-state memristor model are shown in Figure 2.

In Figure 2(c), the *v*-*i* curve which is demonstrated as a pinched hysteresis loop passing the origin with current direction for the voltage up and down is shown, along with the three different slopes represents the memconductances verifies the effectiveness of this model. Concretely, corresponding to the applied signal shown in Figure 2(a), the *v*-*i* curve starts from point \mathbb{O} , at this point the memristor is in its initial state ($\varphi(0) = -0.4$ Wb, G = 0.1S, as shown in Figure 2(b) and Figure 2(d)). Before reaching point \mathbb{O} , the flux accumulated in the memristor is less than -0.3 Wb, so the memconductance value remains unchanged. Once the flux reaches -0.3 Wb at point \mathbb{O} , the memconductance changes to 0.9S. With the flux increasing over time, when the flux reaches +0.3 Wb at point \mathbb{O} , the memconductance changes to 0.4S. The point of inflexion in this case happens at the point \mathbb{O} , where the applied

voltage direction is changed, and the flux accumulated in the memristor starts decreasing. at point O, where the flux is less than +0.3 Wb, the memconductance changes to 0.9S. When then flux is less than -0.3 Wb at point O, the memconductance becomes 0.1S. With the flux decreasing continuously, returning from point O to the origin point O, the magnetic flux of the memristor also returns to the initial value -0.4 Wb. Figure 2(d) is the time-varying curve of the memconductance, it can be seen that over one cycle, the memconductance changes among 0.1, 0.9, and 0.4S.

2.2 | Spice modelling of a voltage-controlled tri-state memristor

With the proposed tri-state memristor model, it is necessary to use analog circuit simulation software to establish the corresponding tri-state memristor circuit model for further study. As we know, the proposed tri-state memristor is an ideal memristor. To build a Spice model, it is necessary to introduce a 'sibling' of the ideal memristor, namely, the ideal-generic memristor. In fact, every ideal memristor has countless siblings. When the same input signal is applied to an ideal memristor and its siblings, and the initial conditions correspond to each other, then the hysteresis curves of the two types of memristors in the voltage-current plane are completely consistent. The ideal-generic voltage-controlled memristor form is:

$$\begin{cases} i = G(x)v \\ \frac{dx}{dt} = g(x)v \end{cases}$$
(3)

where x is the internal state variable of the ideal voltagecontrolled generic memristor model, G(x) is the memconductance, and the function g(x) is multiplied by the input voltage v to describe the internal state variable x of the voltagecontrolled memristor.

According to the algorithms to calculate the siblings of ideal memristors in [22], the siblings of the voltage-controlled tri-valued memristor model we built can be established.

Firstly, according to the constitutive relationship of the memristor defined by Equation (1), a linear differentiable 1:1 function $x(\varphi)$ with respect to flux φ is chosen as:

$$x = x(\varphi) = 2.125\varphi - 1.875|\varphi|$$
(4)

Secondly, the inverse function $x^{-1}(x)$ of the function $x(\varphi)$ is determined as follows:

$$\varphi = x^{-1}(x) = 2.125x + 1.875 |x| \tag{5}$$

Then, by substituting Equation (5) into Equation (2), the memconductance related to the internal state variable x can be calculated:

$$G(\mathbf{x}) = 0.25 + 0.4 \operatorname{sgn}(2.125\mathbf{x} + 1.875 |\mathbf{x}| + 0.3) - 0.25 \operatorname{sgn}(2.125\mathbf{x} + 1.875 |\mathbf{x}| - 0.3)$$
(6)

And the expression of g(x) can be obtained as:

$$g(x) = \frac{dx(\varphi)}{d\varphi}|_{\varphi = x^{-1}(x)} = 2.125 - 1.875 \text{sgn}(\varphi)|_{\varphi = x^{-1}(x)}$$
(7)
= 2.125 - 1.875 \text{sgn}(2.125x + 1.875|x|)

Finally, referring to Equation (3), the expression of a sibling created by the ideal voltage-controlled tri-state memristor can be expressed as:

$$\begin{cases} i = G(x)v = \begin{bmatrix} 0.25 + 0.4\text{sgn}(2.125x + 1.875 |x| + 0.3) \\ -0.25\text{sgn}(2.125x + 1.875 |x| - 0.3) \end{bmatrix} v \\ \frac{dx}{dt} = g(x)v = [2.125 - 1.875\text{sgn}(2.125x + 1.875 |x|)]v \end{cases}$$
(8)

When the initial flux of the memristor is set to $\varphi(0) = -0.4$, the initial state x(0) of the memristor can be obtained by the following calculation:

$$\begin{aligned} \mathbf{x}(0) &= \mathbf{x}(\boldsymbol{\varphi}(0)) = 2.125\boldsymbol{\varphi}(0) - 1.875 \,|\, \boldsymbol{\varphi}(0)\,| \\ &= 2.125 \times (-0.4) - 1.875 \times |\, -0.4\,| = -1.6 \end{aligned} \tag{9}$$

According to Equation (8), the Spice model can be designed as shown in Figure 3, and the corresponding programme statements can be written as shown in Table 1 [23]. Then a packaged equivalent circuit model of the proposed memristor can be obtained as shown in Figure 4.

For the sake of verifying the validity of the Spice model established, by applying a sinusoidal excitation voltage $v(t) = 1.2\sin(2\pi ft)$ to this circuit model, the circuit simulation results are obtained as shown in Figure 5, which illustrates the established circuit model conforms to the experimental definition of memristors, the circuit model is effective.

3 | CHARACTERISTIC ANALYSIS OF SERIES-PARALLEL CIRCUIT OF THE TRI-STATE MEMRISTORS

For simplicity, the series and parallel circuits composed of two tri-state memristors M_1 and M_2 are analysed in detail. Considering that the internal parameters of the memristor affects the series and parallel results, both circuits are divided into two sub-cases for analysis. In the first case, two identical memristors are connected in series and parallel, and in the second case, the two memristors are mismatched due to parameter variation. Here, M_1 is as shown in Equation (10), and M_2 is a memristor with internal variable parameters b_2 , c_2 , d_2 , e_2 as shown in Equation (11), where b_2 , c_2 and d_2 control the size of the memconductance, e_2 determines the switching point of the memconductance. $\varphi_1(t)$ and $\varphi_2(t)$ are the flux through the tri-state memristors M_1 and M_2 , respectively.

$$G_1(t) = 0.25 + 0.4 \text{sgn}(\varphi_1(t) + 0.3) - 0.25 \text{sgn}(\varphi_1(t) - 0.3)$$
(10)

$$G_2(t) = b_2 + c_2 \operatorname{sgn}(\varphi_2(t) + e_2) - d_2 \operatorname{sgn}(\varphi_2(t) - e_2) \quad (11)$$



FIGURE 3 Spice model of the proposed tri-state memristor. BE, bottom electrode; TE, top electrode; XSV, external connection to plot state variable

 $T\,A\,B\,L\,E\,\,1$ Spice subcircuit description of ideal voltage-controlled generic tri-state memristor

*Tri-state Memristor Model
* TE - top electrode
* BE - bottom electrode
* XSV - External connection to plot state variable
* that is not used otherwise

subckt Tri-valued Memristor TE BE XSV

* Fitting parameters to model different devices

*a,b,c,d: Parameters for G(V)

* xo: Initial value of SV

.params $a = 0.25 b = 0.4 c = 0.25 d = 0.3 x_0 = -1.6$

.func $abs(V) = IF(V \le 0, -V, V)$

.func $sgn(V) = IF(V \le 0, -1, 1)$

* Memristor G(V)

.func G(V) = a + b*sgn(2.125*V + 1.875*abs(V) + d)-c*sgn(2.125*V + 1.875*abs(V)-d)

*IV Response

.func IVRel(V1,V2) = V1*G(V2)

Cx XSV 0 {1}

ic V(XSV) = x0

*Circuit to determine state variable

dx/dt = g(x) V

Gx 0 XSV value = {(2.125-1.875*sgn(2.125*V(XSV,0)+1.875*abs(V (XSV,0))))*V(TE,BE)}

*Current source for memristor IV response

Gm TE BE value = {IVRel(V(TE,BE),V(XSV,0))}

.ends Tri-valued Memristor



FIGURE 4 LTspice equivalent model of the tri-state memristor. BE, bottom electrode; TE, top electrode; XSV, external connection to plot state variable

The internal parameters of M_2 are divided into two groups: (b_2, c_2, d_2) and e_2 . According to the control variate method, the internal parameters of M_2 have four cases, as shown in Table 2. Case 1 indicates that the two internal parameters of memristor M_2 are the same as those of M_1 , Case 2 and Case 3 represent that there is only one group of parameters of memristor M_2 and M_1 is same, and Case 4 shows that both parameter groups of M_2 are different from those of M_1 . It is noteworthy that all the initial values, input voltage amplitudes and frequencies are needed to satisfy the conditions for the tri-state memristor to obtain three distinguishable resistance states in the simulations.

Next, the series-parallel connection rules of a pair of tristate memristors in the aforementioned four cases will be analysed in detail.

3.1 | Analysis of the characteristics of the tristate memristor series circuit

The charges that go through M_1 and M_2 are assumed to be $q_1(t)$ and $q_2(t)$, respectively. When the two memristors are connected in series, the equivalent memconductance, charge, and flux are expressed by G(t), Q(t) and $\Phi(t)$. Then the following relationship can be met:

$$Q(t) = q_1(t) = q_2(t) \Phi(t) = \varphi_1(t) + \varphi_2(t)$$
(12)

According to the definition of memristor and combined with Equation (12), the equivalent memconductance G(t) of the series circuit in the same direction can be given as:

$$G(t) = \frac{1}{\frac{1}{G_1(t)} + \frac{1}{G_2(t)}} = \frac{G_1(t)G_2(t)}{G_1(t) + G_2(t)}$$
(13)

It can be manifested from Equations (10), (11) and (13) that when the parameters of the two memristors are identical, that is, when the value of M_2 corresponds to Case 1 in Table 2, the flux through the two memristors in the series circuit is the same, namely, $\varphi_1(t) = \varphi_2(t)$. At this time, the series circuit is equivalent to a tri-state memristor, and the expression of its equivalent memconductance G(t) is as follows:

$$G(t) = \frac{G_1(t)}{2}$$

$$= \frac{0.25 + 0.4 \text{sgn}(\varphi_1(t) + 0.3) - 0.25 \text{sgn}(\varphi_1(t) - 0.3)}{2}$$

$$= \begin{cases} 0.05, & \varphi_1(t) < -0.3 \\ 0.45, & -0.3 \le \varphi_1(t) \le 0.3 \\ 0.20, & \varphi_1(t) > 0.3 \end{cases}$$
(14)



FIGURE 5 Characteristic curves of voltage-controlled tri-state memristor model (f = 0.159 Hz, x(0) = -1.6) (a) v-i curve, (b) x-G curve

 ${\bf T}\,{\bf A}\,{\bf B}\,{\bf L}\,{\bf E}\,\,{\bf 2}\quad {\rm Parameter\ values\ of\ the\ tri-valued\ memristor\ }M_2$

Parameters of M_2	(<i>b</i> ₂	<i>c</i> ₂	<i>d</i> ₂)	e_2
Case1	0.25	0.4	0.25	0.3
Case2	0.35	0.5	0.35	0.3
Case3	0.25	0.4	0.25	0.1
Case4	0.35	0.5	0.35	0.1

When the parameters of the two tri-state memristors are not completely the same, that is, the value of M_2 corresponds to the three cases of Case 2, Case 3 and Case 4, the flux flowing through the two memristors is different, in other words, $\varphi_1(t) \neq \varphi_2(t)$. At this time, the circuit is equivalent to a penta-state (five-valued) memristor, and the equivalent memconductance is determined by the internal parameters of the two memristors. Taking Case 4 in Table 2 as an example, the equivalent memconductance G(t) can be calculated:

$$G(t) = \frac{G_1(t)G_2(t)}{G_1(t) + G_2(t)}$$

$$= \begin{cases} 0.067, \quad \varphi_1(t) < -0.3, \varphi_2(t) < -0.1 \\ 0.163, \quad -0.3 \le \varphi_1(t) \le 0.3, \varphi_2(t) < -0.1 \\ 0.514, \quad -0.3 \le \varphi_1(t) \le 0.3, -0.1 \le \varphi_2(t) \le 0.1 \\ 0.321, \quad -0.3 \le \varphi_1(t) \le 0.3, \varphi_2(t) > 0.1 \\ 0.222, \quad \varphi_1(t) > 0.3, \varphi_2(t) > 0.1 \end{cases}$$

$$(15)$$

For the series connection of two tri-state memristors with opposing polarities, as the direction of the tri-state memristor M_1 is the same as the reference direction, and memristor M_2 is opposite to the reference direction, the conductance of M_2 will always appear as the maximum resistance among the three resistances, that is, the minimum memconductance value $b_2 - c_2 + d_2$ according to Equation (11). Therefore, the value of M_2 in Table 2 can be summed up as two cases, one case includes case 1 and Case 3 with a memconductance of 0.1S, and the other case includes Case 2 and Case 4 with a memconductance of 0.2S. Hence, when M_1 and M_2 are connected in reverse series, the circuit can still be equivalent to a tri-state memristor. For example, when M_2 is 0.1S, the equivalent memconductance G(t) of the circuit is described as follows:

$$\begin{aligned} G(t) &= \frac{G_1(t)G_2(t)}{G_1(t) + G_2(t)} \\ &= \frac{0.1 \times [0.25 + 0.4 \text{sgn}(\varphi_1(t) + 0.3) - 0.25 \text{sgn}(\varphi_1(t) - 0.3)]}{0.35 + 0.4 \text{sgn}(\varphi_1(t) + 0.3) - 0.25 \text{sgn}(\varphi_1(t) - 0.3)} \\ &= \begin{cases} 0.05, & \varphi_1(t) < -0.3 \\ 0.09, & -0.3 \le \varphi_1(t) \le 0.3 \\ 0.08, & \varphi_1(t) > 0.3 \end{cases} \end{aligned}$$

$$(16)$$

3.2 Analysis of the characteristics of the tristate memristor parallel circuit

In the parallel circuit, the flux flowing through each memristor is identical. According to the parallel circuit law, we can derive the following constituent expressions:

$$\Phi(t) = \varphi_1(t) = \varphi_2(t) \ Q(t) = q_1(t) + q_2(t) \tag{17}$$

Then the equivalent memconductance G(t) of parallel circuit can be expressed as.

$$G(t) = G_1(t) + G_2(t)$$
(18)

From the Equations (17) and (18), it can be seen that the two memristors M_1 and M_2 in the parallel circuit under the same direction are with the same flux, when $e_2 = 0.3$ (corresponding to the Case 1 and Case 2 in Table 2), M_1 and M_2 are with the same turning point in the q- φ curve, so that the

memcondutance of them will change at the same time, so in this case the parallel equivalent circuit appears as a tri-state memristor. When $e_2 \neq 0.3$, corresponding to Case 3 and Case 4 in Table 2, the two memristors will with different turning points, then the crossover change of M_1 and M_2 makes the parallel equivalent circuit behave as a penta-state memristor. Here we express the specific calculation of the equivalent memconductances of the parallel circuit with the same direction when M_2 in Case 1 and Case 4 in Equations (19) and (20):

$$G(t)_{case1} = G_1(t) + G_2(t)$$

$$= 2 \times [0.25 + 0.4 \text{sgn}(\varphi_1(t) + 0.3) - 0.25 \text{sgn}(\varphi_1(t) - 0.3)]$$

$$= \begin{cases} 0.2, \quad \varphi_1(t) < -0.3 \\ 1.8, \quad -0.3 \le \varphi_1(t) \le 0.3 \\ 0.8, \quad \varphi_1(t) > 0.3 \end{cases}$$
(19)

$$G(t)_{case4} = G_{1}(t) + G_{2}(t)$$

$$= 0.6 + 0.4 \text{sgn}(\varphi_{1}(t) + 0.3) + 0.5 \text{sgn}(\varphi_{1}(t) + 0.1)$$

$$-0.25 \text{sgn}(\varphi_{1}(t) - 0.3) - 0.35 \text{sgn}(\varphi_{1}(t) - 0.1)$$

$$= \begin{cases} 0.3, & \varphi_{1}(t) < -0.3 \\ 1.2, & -0.3 \le \varphi_{1}(t) < -0.1 \\ 2.1, & -0.1 \le \varphi_{1}(t) \le 0.1 \\ 1.4, & 0.1 < \varphi_{1}(t) \le 0.3 \\ 0.9, & \varphi_{1}(t) > 0.3 \end{cases}$$
(20)

Similar to the analysis of the reverse series circuit, in the reverse parallel circuit, it is assumed that M_1 is connected to the circuit in the forward direction, and M_2 is connected in the reverse direction. At this moment, the circuit can be regarded as a tri-state memristor and a single-valued memristor in parallel, and the parallel result is equivalent to a tri-state memristor too. Take $M_2 = 0.1$ S (Case 1 and Case 3 in Table 2) as an example, the equivalent memconductance G(t) of the circuit can be calculated as:

$$G(t) = G_1(t) + G_2(t)$$

= 0.35 + 0.4sgn($\varphi_1(t) + 0.3$) - 0.25sgn($\varphi_1(t) - 0.3$)
=
$$\begin{cases} 0.2, & \varphi_1(t) < -0.3\\ 1.0, & -0.3 \le \varphi_1(t) \le 0.3\\ 0.5, & \varphi_1(t) > 0.3 \end{cases}$$
(21)

4 | LTSpice SIMULATION ANALYSIS OF SERIES-PARALLEL CIRCUITS OF TRI-STATE MEMRISTOR

In order to verify the correctness of the aforementioned theoretical analysis results, the LTspice circuit simulations are performed in the following parts.

4.1 | Simulation analysis of LTspice circuit of tri-state memristor series circuit

Consider the series circuit composed of two tri-state memristors. The specific circuits are shown in Figure 6, and all the simulations are done by applying a sinusoidal voltage v $(t) = 3.6\sin(2\pi f t), f = 0.159$ Hz as the driving voltage.

4.1.1 | Simulation analysis of LTspice circuit of the tri-state memristor in series with same direction:

The series circuit with the same direction as shown in Figure 6 (a) in LTspice. Under the given excitation voltage, the *t*-G and v-*i* curves of a single tri-valued memristor and two tri-valued memristors in series in the same direction can be obtained as shown in Figure 7. Figure 7(a) and (c) demonstrate the G-t relations when M_2 in both case 1 and case 4 in Table 2, from which we can see that the memconductance values of the series equivalent circuit are consistent with the calculation results of Equations (14) and (15). Figure 7(b) and (d) are the v-*i* relation of each equivalent circuit when M_2 in Case 1 and Case 4.

In Figure 7(a) and (c), the abscissa represents time and the ordinate denotes the memconductance of a single tri-state memristor (blue and black colour) and equivalent memconductance in a series circuit (red colour). The experimental results verified that under the above parameters, when two same tri-state memristors are connected in series in the same direction, the equivalent circuit will be taken as a new tristate memristor. At any time t, the equivalent memconductance of the circuit is half times that of a single tri-valued memristor. When two different tri-state memristors are connected in series in the same direction, the circuit can be equivalent to a penta-state memristor, whose equivalent memconductance satisfies Equation (15) as shown in Figure 7(c).



FIGURE 6 Tri-state memristor series circuit (a) Series with same direction, (b) Series with reverse direction. BE, bottom electrode; TE, top electrode; XSV, external connection to plot state variable



FIGURE 7 Characteristic curves of two tri-state memristors in series with same direction (a) t-G curves of Case 1, (b) v-i curve of Case 1, (c) t-G curves of Case 4, (d) v-i curve of Case 4



FIGURE 8 Characteristic curves of two tri-state memristors in series with reverse direction



FIGURE 9 Tri-state memristor parallel circuit (a) Parallel with same direction, (b) Parallel with reverse direction

4.1.2 | Simulation analysis of LTspice circuit of tri-state memristor in series with reverse direction

The corresponding circuit is as shown in Figure 6(b), by simulation the *t*-G and v-*i* characteristic curves can be shown in Figure 8, where $M_2 = 0.1$ S, corresponding to Case 1 and Case 3 in Table 2, and the memconductance value of the equivalent circuit is consistent with Equation (16).

In Figure 8(a), the red line denotes the *t*-*G* curve after the two tri-state memristors are connected in reverse, and the blue and black lines express the *t*-*G* curves of the ternary memristors M_1 and M_2 , respectively. Figure 8(b) shows the *v*-*i* characteristic curve of the equivalent circuit. The simulation results in Figure 8 indicate that two tri-state memristors connected in reverse series is equivalent to a tri-state memristor.

4.2 | Simulation analysis of LTspice circuit of the tri-state memristor parallel circuit

Similar to the tri-state memristor series circuits, the parallel circuits composed of two tri-state memristors are shown in Figure 9.

4.2.1 | Simulation analysis of LTspice circuit of tri-state memristor in parallel with same direction

In order to verify the characteristics of the tri-valued memristor parallel circuit in the same direction, the LTSpice circuit as shown in Figure 9(a) is constructed, and the sinusoidal excitation voltage $v(t) = 3.6\sin(2\pi ft)$ with frequency f = 0.159 Hz is applied to the circuit. The experimental results in two cases can be obtained as shown in Figure 10, where Figure 10(a) and (b) correspond to Case 1, Figure 10(c) and (d) correspond to Case 4 in Table 2. The memconductance values of the parallel equivalent circuit are consistent with Equations (19) and (20).

The results in Figure 10 demonstrate that after two tristate memristors with the same parameters are connected in parallel in the same direction, the circuit is equivalent to a new tri-state memristor, and the memconductance of its equivalent circuit is equal to 2 times the corresponding memconductance of a single tri-state memristor. In a parallel circuit composed of two tri-state memristors with different parameters, when parameters e_2 are the same in these two memristors, the circuit is equivalent to a new tri-state memristor. When parameters e_2 are different, the circuit will be equivalent to a penta-state memristor, and its equivalent memconductance is equal to the sum of the memconductances of the two memristors.

4.2.2 | Simulation analysis of LTspice circuit of the tri-state memristor in parallel with reverse direction

The parallel circuit with reverse direction is as shown in Figure 9(b). And Figure 11 shows the memconductance of the equivalent circuit in Equation (21) and the t-G



FIGURE 10 Characteristic curves of two tri-valued memristors in parallel with same direction (a) t-G curves of Case 1, (b) v-i curve of Case 1, (c) t-G curves of Case 4, (d) v-i curve of Case 4



FIGURE 11 Characteristic curves of two tri-state memristors in parallel with reverse direction

and corresponding v-i characteristic curves of the parallel circuit in Case 1. It can be seen that when two same tri-state memristors are connected in parallel in a reverse direction, the circuit is equivalent to a tri-state memristor.

5 | CONCLUSION

Here, a Spice circuit model of the proposed tri-state memristor is constructed, and the composite characteristics of tristate memristor series and parallel circuits are analysed. Specifically, the equivalent memconductance expressions of two tri-state memristor series-parallel circuits are theoretically derived, and the effect of the parameter consistency of the tristate memristors on the equivalent memconductance of the series-parallel circuit is analysed. It is found that the equivalent memristance of the series circuit of the same memristors is equal to the algebraic sum of the memristance of each memristor. The equivalent memconductance of a parallel circuit composed of two same memristors is equal to the algebraic sum of the memconductance of the two memristors, and the internal parameters of the tri-valued memristor determine the values and state number of equivalent resistances of the series-parallel circuit.

In addition, the series-parallel circuits consisting of two tri-state memristors were verified through circuit simulation. And all the simulation results are consistent with the theoretical analysis, confirming the validity of the theoretical derivation. Distinct from previous research, this paper uses the tri-state memristor model with significant application potential to carry out systematic theoretical research and circuit verification on series-parallel circuits, which provides a theoretical basis and experimental reference for subsequent research on compositely connected memristor circuits.

ACKNOWLEDGMENTS

This work was supported by the National Natural Science Foundation of China (Grant No. 61871429) and the Natural Science Foundation of Zhejiang Province (Grant No. LY18F010012)

ORCID

Xiaoyuan Wang b https://orcid.org/0000-0003-0865-7827

REFERENCES

- Chua, L.: Memristor-the missing circuit element. IEEE Trans. Circuit Theory. 18(5), 507–519 (1971)
- Strukov, D.B., et al.: The missing memristor found. Nature. 453(7191), 80–83 (2008)
- Biolek, Z., Biolek, D., Biolkova, V.: SPICE model of memristor with nonlinear dopant drift. Radioengineering. 18(2), 210–214 (2009)
- Mahvash, M., Parker, A.C.: A memristor SPICE model for designing memristor circuits. In: Circuits and Systems (MWSCAS), pp. 989–992, Seattle (2010)
- Batas, D., Fiedler, H.: A Memristor SPICE implementation and a new approach for magnetic flux-controlled Memristor modelling. IEEE Trans. Nanotechn. 10(2), 250–255 (2011)
- Adzmi, A.F., et al.: Memristor spice model for designing analog circuit. In: 2012 IEEE Student Conference on Research and Development (SCOReD), pp. 78–83, Pulau (2012)
- Eshraghian, K., et al.: Memristive device fundamentals and modelling: Applications to circuits and systems simulation. Proc. IEEE. 100(6), 1991–2007 (2012)
- Takahashi, Y., Sekine, T., Yokoyama, M.: SPICE model of memristive device using Tukey window function. IEICE Electron. Express. 12(5), 1–4 (2015)
- Biolek, D., et al.: Memristor models for SPICE simulation of extremely large memristive networks, In: IEEE International Symposium on Circuits and Systems, pp. 389–392. Montreal (2016)
- Mbarek, K., et al.: An analysis of the dynamics of SPICE memristor model. In: 2017 International Conference on Control, Automation and Diagnosis (ICCAD), pp. 54–59. Hammamet, Tunisia (2017)
- Valsa, J., Biolek, D., Biolek, Z.: An analogue model of the memristor. Int. J. Numer. Model. 24(4), 400–408 (2011)
- Yu, Q., et al.: Transmission characteristics study of memristors based op-Amp circuits. In: International Conference on Communications, pp. 974–977. Milpitas, USA (2009)
- Park, W.I., et al.: Self-assembly-induced formation of high-density silicon oxide memristor nanostructures on graphene and metal electrodes. Nano Lett. 12(3), 1235–1240 (2012)
- Dittmann, R., et al.: Scaling potential of local Redox processes in Memristive SrTiO thin-film devices. Proc IEEE. 100(6), 1979–1990 (2012)
- Min, X., et al.: An optimised memristor-based hyperchaotic system with controlled hidden attractors. IEEE Access. 7, 124641–124646 (2019)
- Wang, X., et al.: Hyperchaotic circuit based on memristor feedback with multistability and symmetries. Complexity. 2020, 1–10 (2020)
- He, J., Huang, C.B.: Characteristics for series and parallel circuits of fluxcontrolled memristors. IEICE Electron Express. 14(11), 1–11 (2017)
- Zheng, C.Y., et al.: Analysis and generation of chaos using compositely connected coupled memristors', Chaos. Interdisciplinary J. Nonlinear Sci. 28(6), 063115 (2018)

- Wang, X., Zhang, X., Gao, M.: A novel voltage-controlled tri-valued memristor and its application in chaotic system. Complexity. 2020. 1–8 (2020)
- Wang, X., et al.: Mathematic modelling and circuit implementation on multi-valued memristor. In: 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. (2020)
- Chua, L.: Everything you wish to know about memristors but are afraid to ask. Radioengineering. 24(2), 319–368 (2015)
- Yakopcic, C., et al.: Generalized memristive device SPICE model and its application in circuit design. IEEE Trans. Comput-Aided Des. Integr. Circuits Syst. 32(8), 1201–1214 (2013)

How to cite this article: Li, P., et al.: Spice modelling of a tri-state memristor and analysis of its series and parallel characteristics. IET Circuits Devices Syst. 16(1), 81–91 (2022). https://doi.org/10.1049/cds2.12086