### Ga<sub>2</sub>O<sub>3</sub>-Based Devices for High Power Switching Applications

by

Zhe Jian

A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical and Computer Engineering) in the University of Michigan 2022

**Doctoral Committee:** 

Assistant Professor Elaheh Ahmadi, Chair Associate Professor Emmanouil Kioupakis Professor Zetian Mi Associate Professor Rebecca L Peterson Zhe Jian

jianzhe@umich.edu

ORCID iD: 0000-0003-2182-4159

© Zhe Jian 2022

## Dedication

To my parents and my husband Subhajit.

#### Acknowledgements

The completion of this dissertation could not be possible without the help and support from so many people. First and foremost, I am extremely grateful to have worked in Prof. Elaheh Ahmadi's group for almost five years. Elaheh is not only an accomplished researcher, but also a wonderful research advisor, regularly aiding our studies with her creative ideas and vast knowledge on semiconductor materials and devices. I want to thank her for her endless patience and thoughtful guidance throughout my research. She has established an excellent group with an amazing culture facilitated by her support and consideration for each student in pursuing their own research and career goals. Throughout my research experience, Elaheh has given me so much invaluable advice both in academia and my personal life. The many achievements and breakthrough findings I have made during my PhD would be impossible without Elaheh's encouragement and expertise. I would also like to express my gratitude for Prof. Umesh Mishra, especially for his support of my dielectric and bonding work. My research success is also due in large to Umesh's insights into device analysis and processing. In addition, I want to thank Professor Zetian Mi for all encouragement and invaluable discussions I had during my time here. I am very grateful to Professor Rebecca L (Becky) Peterson for her critical feedback and for allowing me to measure power devices using her power probe station. Lastly, I want to thank Professor Emmanouil (Manos) Kioupakis for contributing constructive insights to further improve my dissertation.

Additionally, I want to express my sincere appreciation for my colleagues at the University of Michigan. Although our group has continued to grow over the years, we have maintained a collaborative group dynamic built upon deep and familial friendships. I will forever cherish my time spent sharing an office with my group members. In our time working together, I learned so much from each of you and am especially appreciative of the device team, who I worked most closely with in my research projects. Specifically, I want to express my special thanks to: Subhajit Mohanty for sharing his theoretical expertise and helping with device physics and testing; Stefan Kosanovic and Christopher Clymore for their insightful discussions and mutual encouragement while working together on the bonding project; Ruby Wellen for her stimulating technical conversations and trouble-shooting; Xin Zhai for a wonderful collaboration experience on the FinFET project; Oguz Odabasi, Ethan Lu, and Jonathan Li for thoughtful dialog during our group meetings; and Tomas Cartaya, Daphne Agapiou, and Sawda Khanam for their crucial contributions in device characterization. I also want to give recognition to the group members in the MBE team: Kamruzzaman Khan for the enjoyable discussions about GaN nanowire growth and including me in projects outside my dissertation work; Sandra Diez Pinzon for teaching me how to conduct Hall measurements; Zhuoqun Wen for Ga<sub>2</sub>O<sub>3</sub> MBE growth; and the GaN project members, Majid Aalizedeh and Md Irfan Khan, for informative input during group discussions. I also want to thank collaborators from outside of my research group, including but not limited to: Dr. Islam Sayed and Dr. Wenjian Liu for their ardent support and cultivated advice; and Dr. Kai Sun for performing the STEM measurements on my bonded samples, integral to the results presented in this dissertation. Lastly, I am also grateful to Kristen Thornton, Michelle Chapman, Kim Novak and Daniel Coval at the University of Michigan for their helpful administrative support throughout my doctoral career.

The Lurie Nanofabrication Facility has been instrumental in the success of my research. Special thanks go to Shawn Wright and Kevin Owen for always being available and willing to help me with any problems or questions I had while using the etching and bonding facilities. I am also thankful for the guidance and technical assistance from Dr. Sandrine Martin, Dr. Pilar Herrera-Fierro, Dr. Vishva Ray, Dr. Jorge Barreda, Brian Armstrong, Katharine Beach, Terre Briggs, Matthew Oonk, Tony Sebastian, Michelle Chambers, David Sebastian and Dr. Robert Nidetz. The LNF made my research and other cutting-edge research at University of Michigan possible by providing state-of-the-art equipment and streamlined processes necessary for device fabrication.

I want to show my tremendous appreciation for the financial support I received from the Barbour Scholarship and the Electrical Engineering and Computer Science (EECS) department at University of Michigan. Additionally, this work would not have been possible without the funding provided by the following agencies: National Aeronautics and Space Administration Small Business Innovation Research, National Science Foundation, Air Force Office of Scientific Research, Office of Naval Research, and Defense Advanced Research Projects Agency.

I will forever treasure my time here in the beautiful city of Ann Arbor, especially with my dear friends. Thank you to my friends for the never-ending support and enjoyable moments together, including but not limited to: Dr. Jiyue Zhu, Dr. Xiuzhang Cai, Dr. Xianhe Liu, Dr. Ayush Pandey, Dr. Menglou Rao, Dr. Yuanpeng Wu, Dr. Tianlin Wang, Xinxin Wang, Tiange Luo, Dr. Zan Xin, Tanya Lu, Ruiying Chai, Guangjie Cui, Yifun Chen, Yuting Wu, Haokui Xu, Kishwar Mashooq, Harisankar Sadasivan, Hongling Lu, You Wu, Yakshita Malhotra, Nathan Dvorak, Audrey-Rose Gutierrez, Shubham Mondal, and Sritoma Paul.

Finally, I want to express my most heartfelt appreciation to my family members for their continued love and support all these years. Especially to my parents, for inspiring and encouraging

me to pursue engineering in every way. My degree would have not been possible without their encouragement, support, and unconditional love. I am also thankful to Subhajit for being not only an incredible research collaborator, but also a supportive and loving husband. I will forever be inspired by his admirable passion for electrical engineering and enthusiasm for science and technology. For every shortcoming or failure in the lab, he was always there, by my side, to cheer me up with his humor and Indian-style optimism. I am so unbelievably lucky to have met Subhajit, words cannot describe the appreciation I have for him. Last but not least, I also want to thank my adorable cat Olivia for bringing emotional support and happiness to our family.

## **Table of Contents**

Dedication	ii
Acknowledgements	iii
List of Tables	xi
List of Figures	xii
Abstract	xix
Chapter 1 Introduction	1
1.1 High Power Switches in Power Converters	1
1.1.1 Power Electronics and Semiconductor Switches	1
1.1.2 Key Metrics for Power Switches	
1.2 Conventional Si-based Power Transistors	6
1.2.1 Unipolar Power Devices: V-MOSFET, VD-MOSFET, and U-MOSFET	6
1.2.2 Bipolar Power Devices: BJT, GTO, and IGBT	9
1.3 Introduction to Gallium Oxide	
1.3.1 Evaluation of Materials for Power Switching Applications	
1.3.2 Melt-growth Technique for $\beta$ -Ga <sub>2</sub> O <sub>3</sub> Bulk Substrate	15
1.3.3 Substrates for $\alpha$ -Ga <sub>2</sub> O <sub>3</sub>	16
1.3.4 Current Status of Ga <sub>2</sub> O <sub>3</sub> -based Transistors	17
1.4 Dissertation Overview	
Chapter 2 Thermal Stability of Ni/β-Ga <sub>2</sub> O <sub>3</sub> Trench Schottky Barrier Diodes	
2.1 Introduction	
2.1.1 Schottky Contact	

2.1.2 β-Ga <sub>2</sub> O <sub>3</sub> Schottky Barrier Diodes	
2.2 Ni/β-Ga <sub>2</sub> O <sub>3</sub> Trench Schottky Barrier Diodes	
2.3 Current-voltage Characteristics	
2.4 Thermal Stability	
2.5 Summary	
Chapter 3 Investigation of Al <sub>2</sub> O <sub>3</sub> and AlSiO Gate Dielectrics for β-Ga <sub>2</sub> O <sub>3</sub>	
3.1 Introduction	
3.1.1 Gate Dielectric	
3.1.2 Characterization Methods of Interface States	
3.2 Al <sub>2</sub> O <sub>3</sub> Gate Dielectric on $\beta$ -Ga <sub>2</sub> O <sub>3</sub> (001)	40
3.2.1 Motivation	40
3.2.2 Device Fabrication and Measurement Methods	41
3.2.3 Impact of ALD Temperature and Post-deposition Annealing	
3.2.4 Deep UV-assisted C-V Measurement	
3.3 AlSiO Gate Dielectric for β-Ga <sub>2</sub> O <sub>3</sub> (001)	
3.3.1 Motivation	
3.3.2 Device Fabrication	49
3.3.3 Impact of UV-Ozone Clean	50
3.3.4 Interface States of AlSiO/Ga <sub>2</sub> O <sub>3</sub>	54
3.3.5 Breakdown Voltage Comparison Between AlSiO and Al <sub>2</sub> O <sub>3</sub>	55
3.3.6 Impact of Post-metallization Annealing	56
3.4 Summary	63
Chapter 4 Switching Performance Analysis of Ga <sub>2</sub> O <sub>3</sub> Vertical Power FinFETs	65
4.1 Introduction	65
4.1.1 Switches for DC Converter	65

4.1.2 Switching Process for Unipolar Devices	67
4.1.3 Vertical Power FinFETs	
4.2 Device Design and TCAD Simulation	
4.2.1 Electric Field and Breakdown Voltage	76
4.2.2 Junction Capacitances	77
4.3 Single-Fin Analysis	
4.4 Multi-Fin Analysis	
4.5 Summary	
Chapter 5 Chlorine-based Inductive Coupled Plasma Etching of $\alpha$ -Ga <sub>2</sub> O <sub>3</sub>	
5.1 Introduction	
5.1.1 Dry Etching	
5.1.2 Chlorine-based Dry Etching of $\beta$ -Ga <sub>2</sub> O <sub>3</sub>	
5.2 $\alpha$ -Ga <sub>2</sub> O <sub>3</sub> Sample Preparation and Measurement Methods	
5.3 Impact of Critical ICP Parameters	
5.3.1 Gas Ratio	
5.3.2 Plasma and Bias Powers	
5.3.3 Pressure	
5.4 Summary	101
Chapter 6 Heterogeneous Integration of N-polar GaN and β-Ga <sub>2</sub> O <sub>3</sub>	102
6.1 Introduction	102
6.1.1 Wafer Bonding	102
6.1.2 Sample Preparation for Bonding	103
6.2 Motivation	105
6.3 Direct Bonding	108
6.3.1 N-polar GaN Bonded with Ga <sub>2</sub> O <sub>3</sub> (001)	

6.3.2 N-polar GaN Bonded with Ga <sub>2</sub> O <sub>3</sub> (-201)	
6.4 Bonding with a ZnO Interlayer	
6.4.1 Experimental Details	
6.4.2 Characterization of GaN/ZnO/Ga2O3 Bonded Structure	121
6.5 Summary	
Chapter 7 Conclusion and Future Work	
7.1 Summary of Current Work	
7.2 Future Work	
Bibliography	

## List of Tables

Table 1.1 Physical properties of major power semiconductors [10], [19]
Table 3.1 Summary of hysteresis with and without stress ( $\Delta V_{FB, w/stress}$ and $\Delta V_{FB, w/o stress}$ ), calculated near-interface fast and slow traps ( $Q_{T, fast}$ and $Q_{T, slow}$ ), and fixed charge density ( $Q_{F}$ ) for AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs with surface treatment of only HF or UV-ozone and HF
Table 3.2 Summary of hysteresis with and without stress ( $\Delta V_{FB, w/stress}$ and $\Delta V_{FB, w/o stress}$ ), calculated near-interface fast and slow traps ( $Q_{T, fast}$ and $Q_{T, slow}$ ) for not-annealed, annealed at 300 °C and 350 °C AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs. The AlSiO thicknesses were 30 nm
Table 4.1 Parameters used in the simulation calibration. 75
Table 4.2 Parameters used in the PF and FF FinFET simulation. 75
Table 4.3 Parameters of devices used in single-fin analysis. 80
Table 4.4 Comparison of specific on-resistance ( $R_{ON,sp}$ ) in Device A: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 130 \ cm^2/Vs$ , $\mu_{fin} = 30 \ cm^2/Vs$ , $\mu_{MOS} = 2 \ cm^2/Vs$ , Device B: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 130 \ cm^2/Vs$ , $\mu_{fin} = 30 \ cm^2/Vs$ , $\mu_{MOS} = 30 \ cm^2/Vs$ , Device C: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ , $\mu_{MOS} = 180 \ cm^2/Vs$ , and Device D: $T_{sub} = 100 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ , $\mu_{MOS} = 180 \ cm^2/Vs$ , $\mu_{MOS} = 180 \ cm^2/Vs$ , $\mu_{S} = 180 \ cm^2/Vs$ . Ron, sp is normalized to the device cell
Table 4.5 Parameters of devices used in the multi-fin analysis. The devices with fin widths of 100 nm, 200 nm, 300 nm, 400 nm at a given pitch size of 700 nm were named as the $W_{fin}$ -100, $W_{fin}$ -200, $W_{fin}$ -300, and $W_{fin}$ -400 respectively. The input voltage was 3000 V, and the load current was 20 A. $R_{ON,sp}$ was calculated by normalizing to the device active area
Table 5.1 Bond energies and etch rates of Ga <sub>2</sub> O <sub>3</sub> , SPR, SiO <sub>2</sub> and Si <sub>3</sub> N <sub>4</sub> using 50 sccm of Ar gas

# List of Figures

Figure 1.1 Voltage and current rating for different power electronics applications. [1] 1
Figure 1.2 Various conventional circuit elements that can be used for circuit design
Figure 1.3 Characteristics of (a) an ideal power switch (b) a patricidal power switch with power dissipation. 4
Figure 1.4 (a) The waveforms of voltage and current through the switch and (b) corresponding power loss
Figure 1.5 Cross-sectional schematics of power MOSFET structures: (a) V-MOSFET; (b) VD-MOSFET; (c) U-MOSFET [5]7
Figure 1.6 Cross-sectional schematics of bipolar power devices: (a) bipolar junction transistor (BJT); (b) gate turn-off thyristor (GTO); (c) insulated gate bipolar transistor (IGBT) [5] 10
Figure 1.7 Theoretical unipolar performance limits of <i>RON</i> as a function of <i>VBD</i> for $\beta$ -Ga <sub>2</sub> O <sub>3</sub> and other major semiconductors based power devices [11]
Figure 1.8 (a) Schematic of edge-defined film fed growth technique for the production of bulk $\beta$ -Ga <sub>2</sub> O <sub>3</sub> substrates [19]. (b) Photograph of 4-inch diameter single-crystal $\beta$ -Ga <sub>2</sub> O <sub>3</sub> wafer [26] 16
Figure 1.9 Cross-sectional schematic of enhancement-mode gate-recessed $\beta$ -Ga <sub>2</sub> O <sub>3</sub> MOSFET with $L_{SD}$ = 3 µm and $L_G$ = 1 µm [33]
Figure 1.10 Cross-sectional schematic of the enhancement-mode $\beta$ -Ga <sub>2</sub> O <sub>3</sub> (010) MOSFET with Si+-implanted source/drain contacts and access regions [32]
Figure 1.11 Cross-sectional schematic of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> CAVET MOSFET with L <sub>go</sub> = 2.5 $\mu$ m and L <sub>ap</sub> = 15 $\mu$ m [40]
Figure 1.12 Cross-sectional schematic of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> vertical Fin-FET power transistors [43] 20
Figure 2.1 Schematic of Si-based SBD with implanted p+ area
Figure 2.2 (a) Schematic of the $Ga_2O_3$ based trench SBDs. (b) Top-view microscope image of the fabricated $Ga_2O_3$ trench SBDs with a fin width of 1µm. The entire trench area enclosed by the red dashed line is used for calculating current densities for a fair comparison with regular SBDs

Figure 2.3 Schematic of process flows of (a) trench SBDs and (b) regular SBDs26
Figure 2.4 (a) $1/C^2$ -V characteristic measured at 400 kHz. (b) Carrier density from C-V measurements at elevated temperatures on a regular SBD with a diameter of 150 $\mu$ m
Figure 2.5 I-V-T characteristics in linear scale (top) and semi-log scale (bottom) measured on regular SBDs (left) with a diameter of 150 $\mu$ m and trench SBDs (right) with a W <sub>fin</sub> of 2 $\mu$ m and a fin area ratio of 20% at temperatures ranging from 100K to 650K with step increment of 25 K. 29
Figure 2.6 Leakage current characteristics as a function of temperature for trench SBDs with fin width of 1 $\mu$ m, 2 $\mu$ m, 3 $\mu$ m and 4 $\mu$ m and regular SBDs with diameter of 150 $\mu$ m and 200 $\mu$ m. 31
Figure 2.7 (a) Linear fit to I-V characteristics to extract ideality factor and Schottky barrier height. (b) zoomed-in linear fit to I-V characteristics measured at high temperatures from 475 K to 650K. The temperature dependence of ideality factor and Schottky barrier height are extracted for (c) regular SBD and (d) trench SBD. Red squares and dots are ideality factor and Schottky barrier height respectively extracted from I-V taken at 300K after measuring devices at temperatures up to 650K.
Figure 2.8 I-V characteristics in linear scale (top) and semi-log scale (bottom) taken at 300K after each temperature ramp for regular SBD (left) and trench SBD (right)
Figure 2.9 Reverse breakdown for trench SBD and regular SBD with (dash) and without (solid) high temperature ramp up to 650K. The maximum BV was extracted from trench SBD with fin width of 1 $\mu$ m and regular SBD with diameter of 100 $\mu$ m. These devices had not been under forward-bias stressing.
Figure 3.1 Three types of band alignment for semiconductor heterojunction
Figure 3.2 Schematic cross-section of MOSCAP structure
Figure 3.3 Surface morphology and RMS roughness of (a) as received sample and samples soaked in (b) HF and (c) Piranha for 90 min
Figure 3.4 C-V hysteresis measurements of MOSCAPs at room temperature (a) with ALD deposition temperature of 150°C, 250°C and 300°C, (b) deposited at ALD 300°C, without PDA, with PDA 500°C for 30 min in $N_2$ or $O_2$ .
Figure 3.5 Forward I-V characteristics of MOSCAPs of (a) with ALD deposition temperature of $150^{\circ}$ C, $250^{\circ}$ C and $300^{\circ}$ C, (b) deposited at ALD $300^{\circ}$ C, without PDA, with PDA $500^{\circ}$ C for 30 min in N <sub>2</sub> or O <sub>2</sub>
Figure 3.6 C-V characteristics of (a) 15 nm, (b) 32 nm, and (c) 45nm Al <sub>2</sub> O <sub>3</sub> MOSCAPs with PDA in O <sub>2</sub>
Figure 3.7 The linear fit of total trap density as a function of thickness

Figure 3.8 Trap density vs energy for (a) 15 nm, (b) 32 nm and (c) $45$ nm of Al <sub>2</sub> O <sub>3</sub> MOSCAPs with PDA in O <sub>2</sub>
Figure 3.9 Cross-sectional schematic of the AlSiO/ $\beta$ -Ga <sub>2</sub> O <sub>3</sub> (001) MOSCAP
Figure 3.10 C-V sweeps of AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs with surface pretreatment of (a) only three cycles of HF (b) three cycles of UV-ozone and HF dip. The corresponding zoom-in C-V sweeps between -1 V and 2 V are depicted for (c) only three cycles of HF (d) three cycles of UV-ozone and HF dip, respectively. The red dotted and black solid lines represent C-V sweeps with and without electrical stress for 10 minutes at an accumulation field of 1 MV/cm
Figure 3.11 (a) Hysteresis $\Delta V_{FB}$ with and without stress, and (b) $V_{FB}$ as a function of AlSiO thickness measured on AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs
Figure 3.12 The measured C-V curves (left) and corresponding $D_t$ profile (right) for (a) 10 nm-, (b) 20 nm-, and (c) 30 nm-thick AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs. (d) The linear fit of average trap density as a function of AlSiO thickness. The y-axis intercept and slope correspond to the interface density ( $D_{it}$ ) of $6.63 \times 10^{11}$ cm <sup>-2</sup> eV <sup>-1</sup> and the bulk trap density ( $n_{bulk}$ ) of $4.65 \times 10^{17}$ cm <sup>-3</sup> eV <sup>-1</sup>
Figure 3.13 Forward-bias current-voltage characteristics of ALD-Al <sub>2</sub> O <sub>3</sub> /Ga <sub>2</sub> O <sub>3</sub> and AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs
Figure 3.14 Forward step-stress C-V profiles of 30 nm AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs: (a) not- annealed, (b) annealed at 300 °C, and (c) annealed at 350 °C. The maximum accumulation voltage was increased for each sweep from 2V to 15V by a step voltage of 1 V. (d) Corresponding flat-band hysteresis $\Delta V_{FB}$ versus applied forward stress for 10 seconds. The depletion-accumulation (D > A) C-V curve from 2V to -15V was identified as a reference for accumulation-depletion (A > D) C-V profiles and $\Delta V_{FB}$ calculation
Figure 3.15 Reverse step-stress C-V profiles of 30 nm AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs: (a) not- annealed, (b) annealed at 300 °C, and (c) annealed at 350 °C. The maximum depletion voltage was decreased for each sweep from -10V to -42V by a step voltage of -2 V. (d) Corresponding flat-band hysteresis $\Delta V_{FB}$ versus applied reverse stress for 3 minutes. The accumulation- depletion (A > D) C-V curve from 5V to -10V was identified as a reference for depletion- accumulation (A > D) C-V profiles and $\Delta V_{FB}$ calculation
Figure 3.16 Total traps ( $D_t$ ) as the function of energy and (b) average $D_t$ for not-annealed, annealed at 300 °C and 350 °C AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs. The AlSiO thicknesses were 30 nm for all the samples
Figure 3.17 The linear fit of average trap density as a function of AlSiO thickness. The y-axis intercept and slope correspond to the interface density ( $D_{it}$ ) of 5.4 ×10 <sup>11</sup> cm <sup>-2</sup> eV <sup>-1</sup> and the bulk trap density ( $n_{bulk}$ ) of 4.3×10 <sup>17</sup> cm <sup>-3</sup> eV <sup>-1</sup>
Figure 3.18 Forward leakage characteristics of AlSiO/Ga <sub>2</sub> O <sub>3</sub> MOSCAPs with and without PMA. Annealing extended the region of low-leakage operation from 0-3.7 MV/cm to 0-4 MV/cm in the forward bias region

Figure 4.1 (a) Simplified circuit with single-pole double-throw (SPDT) switch that can change the DC component of the voltage. (b) Switch output voltage waveform $vs(t)$
Figure 4.2 A schematic of DC buck-converter. The non-resistive components enclosed by the dashed line have negligible power loss in the circuit
Figure 4.3 Illustration of turn-on switching transient of a semiconductor power transistor 68
Figure 4.4 Waveforms for the power transistor during (a) turn-on and (b) turn-off process [5]70
Figure 4.5 (a) Cross-sectional and (b) side-view three-dimensional schematics of vertical GaN power FinFETs [128]
Figure 4.6 Schematic cross-section of $Ga_2O_3$ power FinFET with (a) partially-filled inter-fin, (b) fully-filled inter-fin and thicker dielectric layer in the inter-fin areas. Main capacitances and resistances in each structure are illustrated in (c) and (d). The fin and drift regions were kept identical for both structures with fin width of 100 nm, fin height of 700 nm and drift region thickness of 10 $\mu$ m. The 'ver', 'lat' and 'ox' represent 'vertical', 'lateral' and 'oxide', respectively
Figure 4.7 Comparison of I-V output characteristics of the simulated and fabricated Ga <sub>2</sub> O <sub>3</sub> power FinFETs. [139] Copyright 2018 IEEE
Figure 4.8 (a) Simulated contour of electric field in PF-30 (top), PF-130 (middle) and FF-130 (bottom) $Ga_2O_3$ power FinFET at drain voltage (V <sub>D</sub> ) of 3.5 kV; (b) Simulated electric field along a horizontal cutline across the fin bottom PF-30 (top), PF-130 (middle) and FF-130 (bottom) $Ga_2O_3$ power FinFETs
Figure 4.9 (a) Gate-source capacitance ( $C_{GS}$ ) as a function of gate voltage at zero drain voltage; (b) Off-state gate-source capacitance ( $C_{GS}$ ), (c) gate-drain capacitance ( $C_{GD}$ ), and (d) drain- source capacitance ( $C_{DS}$ ) as a function of drain voltage at zero gate voltage for PF-30 (black solid line), PF-130 (blue dotted line) and FF-130 (red dash-dotted line) Ga <sub>2</sub> O <sub>3</sub> power FinFETs. 
Figure 4.10 (a) Transfer and (b) output I-V characteristics in Device A: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 130 \ cm^2/Vs$ , $\mu_{fin} = 30 \ cm^2/Vs$ , $\mu_{MOS} = 2 \ cm^2/Vs$ , Device B: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 130 \ cm^2/Vs$ , $\mu_{fin} = 30 \ cm^2/Vs$ , $\mu_{MOS} = 30 \ cm^2/Vs$ , Device C: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ , $\mu_{MOS} = 180 \ cm^2/Vs$ , and Device D: $T_{sub} = 100 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ , $\mu_{MOS} = 180 \ cm^2/Vs$ . The gate voltage (V <sub>G</sub> ) in Fig. 5(b) was swept from 0.5 V to 2V with a step of 0.25 V.
Figure 4.11 (a) The schematic of double-pulse circuit implemented in the mixed-mode TCAD simulation. Simulated (b) turn-off and (c) turn-on waveforms in Device A, B, C and D
Figure 4.12 Key switching metrics extracted from the simulated double-pulse testing waveforms in Device A, B, C and D, including (a) fall time ( $t_F$ ) and rise time ( $t_R$ ), (b) gate-drain charge $Q_{GD}$ , and (c) turn-off energy loss ( $E_F$ ), turn-on energy loss ( $E_R$ ) and conduction energy loss ( $E_{CON}$ ) at

Figure 4.13 Power loss as a function of frequency from 10 kHz to 200 kHz in Device A: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 130 \ cm^2/Vs$ , $\mu_{fin} = 30 \ cm^2/Vs$ , Device B: $T_{sub} = 600 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ , and Device C: $T_{sub} = 100 \ \mu m$ , $\mu_{drift} = 180 \ cm^2/Vs$ , $\mu_{fin} = 180 \ cm^2/Vs$ . The input voltage was 3.5 kV, and the load current was 20 A.
Figure 4.14 Schematic cross-section of unit cell of Ga <sub>2</sub> O <sub>3</sub> power FinFETs
Figure 4.15 Key switching metrics extracted from the simulated double-pulse testing waveforms in $Ga_2O_3$ power FinFETs devices with fin widths of 100 nm, 200 nm, 300 nm, and 400 nm at a given pitch size of 700 nm. The input voltage was 3000 V, and the load current was 20 A 87
Figure 4.16 Power loss as a function of frequency ranging from 10 kHz to 200 kHz in Ga <sub>2</sub> O <sub>3</sub> power FinFETs devices with fin widths of 100 nm, 200 nm, 300 nm, and 400 nm at a given pitch size of 700 nm
Figure 5.1 (a) Etch rate and DC bias voltage for varying BCl <sub>3</sub> /Cl <sub>2</sub> ratio. (b) RMS roughness for varying BCl <sub>3</sub> /Cl <sub>2</sub> ratio. In each case plasma power, bias power and chamber pressure were fixed at 500 W, 100 W, and 5 mTorr, respectively
Figure 5.2 Surface morphology of unetched (UE) sample and samples etched at the gas ratio of $30/10/10$ sccm and $40/0/10$ sccm BCl <sub>3</sub> /Cl <sub>2</sub> /Ar. RMS roughness is computed as the average of three 5×5 $\mu$ m <sup>2</sup> scans
Figure 5.3 Selectivity of Ga <sub>2</sub> O <sub>3</sub> with respect to SPR, SiO <sub>2</sub> and Si <sub>3</sub> N <sub>4</sub> as a function of Cl <sub>2</sub> /BCl <sub>3</sub> ratio with a constant 10 sccm Ar
Figure 5.4 SEM images of samples etched by ICP using plasma and bias powers of 500W and 100 W with (a) 30/10/10 sccm BCl <sub>3</sub> /Cl <sub>2</sub> /Ar (b) 30/10 sccm BCl <sub>3</sub> /Cl <sub>2</sub> (c) 40 sccm BCl <sub>3</sub> (d) 40 sccm Cl <sub>2</sub>
Figure 5.5 (a) Etch rate as a function of ICP plasma power. (b) RMS roughness as a function of ICP plasma power. Chamber conditions were 5 mTorr and $30/10/10$ sccm BCl <sub>3</sub> /Cl <sub>2</sub> /Ar97
Figure 5.6 Selectivity of $\alpha$ -Ga <sub>2</sub> O <sub>3</sub> as a function of bias power with respect to (a) SPR, (b) SiO <sub>2</sub> and (c) Si <sub>3</sub> N <sub>4</sub> . Chamber conditions were 5 mTorr and 30/10/10 sccm BCl <sub>3</sub> /Cl <sub>2</sub> /Ar
Figure 5.7 (a) Etch rate as a function of pressure. (b) RMS roughness and DC bias voltage as a function of pressure. Plasma power, bias power and gas ratio were 500 W, 100 W and $30/10/10$ sccm BCl <sub>3</sub> /Cl <sub>2</sub> /Ar
Figure 5.8 Selectivity of $Ga_2O_3$ with respect to SPR, SiO <sub>2</sub> and Si <sub>3</sub> N <sub>4</sub> as a function of pressure. Plasma power, bias power and gas ratio were fixed at 500 W, 100 W and 30/10/10 sccm $BCl_3/Cl_2/Ar$
Figure 6.1 Infrared pictures for bonded Si-Si wafers with voids occurring at interface [160] 103
Figure 6.2 Diagram of particulate-induced void formed at the bonded interface

Figure 6.3 Schematic of Ga<sub>2</sub>O<sub>3</sub>/GaN wafer-bonded aperture vertical transistor (BAVET). ..... 107

Figure 6.4 Surface morphology of $Ga_2O_3$ (001) and N-polar GaN. The RMS surface roughness roughnesses were 0.235 nm and 0.371 nm for $Ga_2O_3$ (001) and N-polar GaN, respectively 109
Figure 6.5 Schematic process flow of surface activated direct bonding of N-polar GaN and β-Ga <sub>2</sub> O <sub>3</sub> (001) substrates
Figure 6.6 Optical images of N-polar on-axis GaN bonded with Ga <sub>2</sub> O <sub>3</sub> (001)110
Figure 6.7 Scanning acoustic microscopy images performed on bonded samples (a) without annealing treatment, and annealing at temperatures of (a) 600 °C, (b) 700 °C, (c) 800 °C and (d) 900 °C in $N_2$ for 15 minutes
Figure 6.8 Cross-sectional STEM-HAADF images of the GaN/Ga <sub>2</sub> O <sub>3</sub> (001) bonding interfaces (a) without annealing treatment, and annealing at 900 °C in N <sub>2</sub> for 15 minutes 113
Figure 6.9 Surface morphology of (-201) Ga <sub>2</sub> O <sub>3</sub> and (0001) N-polar GaN substrates. The RMS surface roughnesses were 0.20 nm and 0.61 nm for (-201) Ga <sub>2</sub> O <sub>3</sub> and (0001) N-polar GaN, respectively
Figure 6.10 (a) Schematic process flow of surface activated direct bonding of N-polar GaN and $\beta$ -Ga <sub>2</sub> O <sub>3</sub> (-201) substrates. A graphite sheet was added between the upper pressure chuck and sample to improve the chuck leveling and pressure balancing. (b) Optical images of N-polar on-axis GaN bonded with Ga <sub>2</sub> O <sub>3</sub> (-201)
Figure 6.11 Cross-sectional schematic of the (-201) $Ga_2O_3$ /N-polar GaN test structure 116
Figure 6.12 Temperature-dependent I-V measurements performed on GaN-Ga <sub>2</sub> O <sub>3</sub> directed bonded sample from 300 K to 650 K. For these measurements, Ga <sub>2</sub> O <sub>3</sub> was grounded and the bias was applied to GaN
Figure 6.13 Band diagram of GaN and Ga <sub>2</sub> O <sub>3</sub> . The doping concentration in GaN and Ga <sub>2</sub> O <sub>3</sub> bulk substrates are $\sim 1 \times 10^{18}$ cm <sup>-3</sup> and $\sim 4 \times 10^{17}$ cm <sup>-3</sup> , respectively
Figure 6.14 Energy level diagram of Ga <sub>2</sub> O <sub>3</sub> , GaN and ZnO 118
Figure 6.15 Schematic process flow of heterogeneous integration of N-polar GaN and Ga <sub>2</sub> O <sub>3</sub> substrates with ZnO interlayer deposited by atomic layer deposition at 200 °C 119
Figure 6.16 Cross-sectional schematic of the (-201) $Ga_2O_3$ /ZnO/N-polar GaN test structure. 120
Figure 6.17 Optical (a) top-view and (b) side-view images of $10 \times 10 \text{ mm}^2$ (-201) Ga <sub>2</sub> O <sub>3</sub> bonded with $5 \times 5 \text{ mm}^2$ (0001) N-polar GaN substrates with a ZnO interlayer. The surfaces were 100% bonded
Figure 6.18 I-V-T characteristics measured at temperatures from 300 K to 650 K with step

Figure 6.18 I-V-1 characteristics measured at temperatures from 300 K to 650 K with step increment of 25 K for the test structure of  $Ga_2O_3/ZnO/N$ -polar GaN (a) in semi-log scale (b) in

linear-scale. 5(c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement. (d) I-V-T characteristics in semi-log scale measured after 48 hrs on the test structure of Ga <sub>2</sub> O <sub>3</sub> /ZnO/N-polar GaN (schottky behavior)
Figure 6.19 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of Ga <sub>2</sub> O <sub>3</sub> /ZnO/N-polar GaN after annealing at 600 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of Ga <sub>2</sub> O <sub>3</sub> /ZnO/N-polar GaN after 600 °C
Figure 6.20 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of $Ga_2O_3/ZnO/N$ -polar GaN after annealing at 900 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of $Ga_2O_3/ZnO/N$ -polar GaN after 900 °C
Figure 6.21 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of $Ga_2O_3/ZnO/N$ -polar GaN after annealing at 1100 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of $Ga_2O_3/ZnO/N$ -polar GaN after 1100 °C
Figure 6.22 The HRTEM image was taken with the GaN crystal aligned along its [11-20]. It shows that the ZnO grown on GaN has been fully crystallized. There is a "gap" between the two ZnO layers
Figure 6.23 This HRTEM image was taken with the Ga <sub>2</sub> O <sub>3</sub> crystal aligned along its [010]. It shows that the ZnO grown on Ga <sub>2</sub> O <sub>3</sub> has been fully crystallized. There is a "gap" between the two ZnO layers
Figure 6.24 High-angle annular dark field (HAADF), bright-field (BF) scanning transmission electron microscopy (STEM), and element mapping
Figure 6.25 (a) Pulsed voltage waveform used for pulsed I-V measurement (b) DC and pulsed I-V characteristics with various pulse widths of 5, 10, 20, 50 and 100 µs

#### Abstract

Ga<sub>2</sub>O<sub>3</sub> is emerging as an attractive semiconductor for high power devices, which is promising to enable efficient high-power switches in the 2-20 kV voltage range. This dissertation is focused on understanding and resolving the fundamental issues severely limiting the performance of Ga<sub>2</sub>O<sub>3</sub>-based transistors by a combination of device design and developing novel fabrication processes.

Thermal management is crucial for engineering the performance and reliability of the emerging Ga<sub>2</sub>O<sub>3</sub> technology with potential applications in harsh environments. The effects of temperature on the electrical characteristics of Ga<sub>2</sub>O<sub>3</sub> trench and regular Schottky barrier diodes (SBD) device structures were studied. The superior thermal stability of trench SBDs will be presented in this dissertation.

High-quality dielectrics are important for enabling high-performance Ga<sub>2</sub>O<sub>3</sub> field effect transistors (FETs). Especially, in the case of Ga<sub>2</sub>O<sub>3</sub> for which shallow p-type doping does not seem to be feasible, developing a robust dielectric with large breakdown voltage and low interface trap density is crucial to take full advantage of Ga<sub>2</sub>O<sub>3</sub> potential for high power switching applications. Two gate dielectrics including ALD-Al<sub>2</sub>O<sub>3</sub> and MOCVD-AlSiO were investigated for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS capacitors (MOSCAP) and deep UV-assisted capacitance-voltage measurements were used to characterize the interfacial and bulk properties of dielectrics. These results will be presented and a comparison between these two dielectrics will be discussed.

Rapid advancements have been reported on key device DC parameters such as threshold voltage, on-resistance, leakage current and breakdown voltage. However, there is still a lack of knowledge on the switching performance of Ga<sub>2</sub>O<sub>3</sub>-based power devices. A novel 3.5 kV Fin-FET structure was designed and tested using Silvaco TCAD device-circuit hybrid simulator. The impacts of electron mobility, substrate thickness and fin width/pitch size ratio on the switching performance will be presented which provide helpful insights for design and fabrication of Ga<sub>2</sub>O<sub>3</sub> power FinFETs for low-waste power conversion applications.

 $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>, which is a meta-stable phase, has the largest band gap (5.3 eV) compared to other polymorphs of Ga<sub>2</sub>O<sub>3</sub>. Furthermore, the corundum-structure of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> makes it a promising wide bandgap semiconductor candidate because of the ability to produce heterostructures with its (Al, In, Ga)<sub>2</sub>O<sub>3</sub> alloys which will enable bandgap engineering. In order to achieve  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>- devices with different geometries, it is essential to develop high etch-rate etching conditions with low surface damage and smooth etch surface morphology. Inductively-coupled plasma technique was used to study the dry etching of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. The effect of BCl<sub>3</sub>/Cl<sub>2</sub>/Ar gas ratio, bias and plasma powers and chamber pressure on etch rate, surface roughness and mask selectivity will be presented in this dissertation.

Two main challenges of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> are its relatively low electron mobility and unavailability of p-type doping. On the other hand, GaN, has a high electron mobility, high 2D charge (2DEG) density, moderate thermal conductivity, and p-type doping with Mg. Therefore, the integration of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with GaN can potentially enable the fabrication of novel GaN/Ga<sub>2</sub>O<sub>3</sub> high-frequency and high-power devices combining the merits of both GaN and Ga<sub>2</sub>O<sub>3</sub> in addition to novel optoelectronic devices. Heterogeneous integration of N-polar GaN and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates in nano-scale are proposed either via direct bonding or by adding an ALD-ZnO as the "glue" layer to enhance bonding uniformity. The impact of post-annealing temperature on the structural characteristics and electrical quality of bonded interface will be discussed.

#### **Chapter 1 Introduction**

#### **1.1 High Power Switches in Power Converters**

#### 1.1.1 Power Electronics and Semiconductor Switches

Currently, many people use "the information age" to describe the age in which we are living. This age can also be called as "the power age" because we are confronted with a lot of questions in our society that are related to the power and energy, such as how do we harvest energy in a way that is sustainable for our earth, how do we use it efficiently and how do we control the power. Power electronics is at the heart of this industrial revolution, which can be found in various applications ranging from data servers, electric vehicles, and motor drives for industrial robotics. It has been predicted that as much as ~80% electric energy would pass through power electronics



Figure 1.1 Voltage and current rating for different power electronics applications. [1]

between generation and consumption by 2030 [1]. However, more than 10% of generated electricity today is wasted through conversion losses apart from other losses. In addition, we are facing an urgent need for new device technologies to efficiently manage and distribute the power in the 2-20 kV rating, which is required in many advanced systems as shown in **Fig. 1.1**, including distributed power grids, high-speed vessels, and energy-intensive industrial and military systems.

Power electronics is the hardware system that uses semiconductor switching devices to convert electrical power flow from one form to another, such as AC/DC and the magnitude of current and voltage [2]. The conversion system requires some essential components, including a controller, semiconductor switches, passive components (capacitors, inductors, and transformers), heat sink, and packaging.

Figure 1.2 illustrates various conventional circuit elements that can be used for power conversion. The available circuit elements can be broadly classified into resistive, capacitive,



Figure 1.2 Various conventional circuit elements that can be used for circuit design.

magnetic devices including inductors and transformers, semiconductor devices operated in the linear mode (such as class A,B, AB amplifiers), or switched mode (such as in logic transistors operated in either saturation or cutoff). In the switching converter applications, where efficiency is the primary concern, resistive elements as well as linear-mode semiconductor amplifiers are not desired because of high power dissipation. Instead, capacitors and magnetic devices are essential elements because ideally they do not consume power. In addition, switched-mode semiconductor device, when the device operates in the OFF-state, its current is zero despite of high blocking voltage and hence its power dissipation is zero. Similarly, when the device operates in the ON-state, its voltage drop is zero and hence its power dissipation is negligible. Therefore, capacitive and magnetic elements, as well as switched-mode semiconductor devices, are suitable for high-efficiency converters.

#### 1.1.2 Key Metrics for Power Switches

An ideal power switch is capable of converting power flow from input to load with zero power dissipation, where the loads in systems may be inductive (motors and solenoids), resistive (heaters and lightbulb), or capacitive (transducers and LED lighting systems) [2]. The power delivered to a load is controlled by a periodic pulses of current generated by power switch with a control circuit. There are two states of the power switch, ON-state and OFF-state. As mentioned before, ideally there is no power dissipation during ON- and OFF- states. In addition, the transition between the on-state and off-state is instantaneous, resulting in no switching loss as well (**Fig. 1.3(a**)). However, in practice, power transistors exhibit a voltage drop in the ON-state due to the non-idealities associated with the transistor, such as resistive components in the device, and leakage current at a corresponding reverse voltage in the OFF-state, as shown in **Fig. 1.3(b**). The

leakage current could increase upon illumination or at elevated temperatures. In addition, the power dissipation occurs during switching between ON- and OFF- states which results from non-zero voltage and current during transition period. At low operating frequencies, the ON-state power loss is usually dominant, making it desirable to develop power switches with low ON-state



Figure 1.3 Characteristics of (a) an ideal power switch (b) a patricidal power switch with power dissipation.

voltage drops. In contrast, at high operating frequencies, the switching power losses are usually dominant, making it desirable to develop power switches with fast switching speed.

The waveforms of voltage and current across a switch are shown in **Fig. 1.4** (**a**). The total power losses as depicted in **Fig. 1.4**(**b**) can be written as

$$P_{LOSS} = \frac{1}{2} V_{OFF} \times I_{ON} \times t_{TURN-ON} + \frac{1}{2} V_{OFF} \times I_{ON} \times t_{TURN-OFF} + V_{ON} \times I_{ON} \times t_{ON} + V_{OFF} \times I_{OFF} \times t_{OFF}$$
(1.1)



Figure 1.4 (a) The waveforms of voltage and current through the switch and (b) corresponding power loss.

where  $V_{ON}$ ,  $I_{ON}$  and  $t_{ON}$  are the ON-state voltage current and time,  $V_{OFF}$ ,  $I_{OFF}$ , and  $t_{OFF}$  are the OFF-state voltage, current and time,  $t_{TURN-ON}$  and  $t_{TURN-OFF}$  are the turn-on and turn-off switching time.

#### **1.2 Conventional Si-based Power Transistors**

#### 1.2.1 Unipolar Power Devices: V-MOSFET, VD-MOSFET, and U-MOSFET

The most commonly used Si-based unipolar power transistor is the power metal-oxidesemiconductor field-effect-transistor (MOSFET). Although other structures such as junctiongate field-effect transistor (JFET) or Static induction transistor (SIT) was explored in 1950s [3], they have not been widely exploited for power electronic applications because of their depletionmode behaviors. In the mid-1970s, the first power MOSFET was developed using a V-groove etching process thanks to the different etch rates of Si crystal orientations [4], where the anisotropic wet etchants, such as Potassium hydroxide (KOH), tetra-methyl ammonium hydroxide (TMAH) and ethylene di-amine pyro-catechol (EDP) solutions, etches into (100) planes of silicon at a much faster rate than the (111) planes. The structure of the V-MOSFET is shown in Fig. 1.5 (a). In contrast to the traditional planar MOSFET, the electrodes of power MOSFET are vertically arranged to distribute high current and the device has additional n- drift region to increase the blocking voltage. During the OFF-state, the gate is held at zero voltage which reverse-biases p-n junction  $J_1$  between source and drain formed by p-base and n-drift regions. The device breakdown performance is determined by the reverse characteristics of the  $J_1$  junction. A n+ source region is placed partially on top of the p-base region to enhance the ohmic contact with source electrode. The junction between the n+ region and the p-base region is shorted by the overlapping source

metal contact to avoid the formation of parasitic N-P-N transistor and improve the breakdown voltage. During the ON-state, a positive gate voltage is applied which creates an inversion layer under the gate dielectric same as in lateral MOSFET and the electrons flow from source to drain through the V-groove channel underneath the gate oxide and the n- drift region.

The advantage of the V-MOSFET structure is its more refined gate control and consequently high current for a given device area. However, the crowding electrical field near the bottom of the V-groove leads to not only the injection of hot electrons into the gate oxide driven



Figure 1.5 Cross-sectional schematics of power MOSFET structures: (a) V-MOSFET; (b) VD-MOSFET; (c) U-MOSFET [5].

by high electric field, but also the premature breakdown of the transistor. Both of them degrade the device performance.

To overcome this electrical field crowding effect under the V-groove, another planar device structure was proposed and known as vertical-diffusion MOSFET (VD-MOSFET) [5]. **Figure 1.5(b)** depicts the device structure of VD-MOSFET. The p-base and n+ regions are formed by a double-diffusion process upon n- drift region. As a result, the gate edges are protected by the p-base region, which reduces the electric field under the gate oxide and improve the breakdown voltage. Unlike the V-MOSFET, the VD-MOSFET does not require the anisotropic wet etching process, hence the etch-induced damages on the semiconductor is eliminated. However, the constriction of current in the junction field effect transistor (JFET) region between p-base and n-drift region introduces additional resistance to the  $R_{ON}$  in ON-state and puts limitation on the minimum gate length. To minimize the total internal resistance, a careful optimization of gate width is required for the device design.

In the 1980s, thanks to the development of dry etching techniques, the trench-gate MOSFET (U-MOSFET) was developed [6]. The structure of the U-MOSFET is similar to V-MOSFET, except for the U-shaped trench as shown in **Fig. 1.5(c)**. The gate electrode is patterned inside the trench after the formation of the gate oxide by thermal oxidation of the bottom and sidewalls. The JFET region is eliminated within U-MOSFET device structure as the trench extends beyond the bottom of the p-base region in order to form a channel connecting the n+ source region with the n-drift region. In this case, the n-drift region near gate electrode forms MOS structure and operates in the MOS accumulation mode. Consequently, this enables a significant reduction of the U-MOSFET structure can be designed much smaller to reduce the channel resistance contribution as

well. However, during the OFF-state, the electric field also crowds around the sharp trench corner. To improve both the breakdown voltage and the device reliability, the corners of the trench are rounded by wet etching techniques or shaded by ion implantation in practice. In general, among the three types of vertical MOSFETs, the U-MOSFET exhibits high current density, high breakdown voltage and high reliability. The optimization of this structure also enabled the improvement of the operating frequency up to 1 MHz for power MOSFETs [7].

#### 1.2.2 Bipolar Power Devices: BJT, GTO, and IGBT

Today, within the operating voltage range below 200 V, Si-based power MOSFETs are the most commonly used power switches. However, in the power MOSFET structure, the power-handling capability was constrained by the internal resistance between the drain and source electrodes leading to significant power dissipation as well as the reduction in the efficiency of the power circuits in which they were utilized. Specifically, for the high voltage rating, a thick drift region with a low doping density is required, which increases the internal ON-resistance to an impractical value. Therefore, the bipolar devices were adopted in high voltage applications because the specific ON-resistance of the bipolar devices are lower than unipolar devices. This can be attributed to the conductivity modulation caused by the high-level minority carrier injection where the minority carrier density approaches or even exceeds the majority carrier density.

The first bipolar junction transistor (BJT) was first invented in 1947 [8]. After the development of photolithography and epitaxial deposition techniques for several decades, the first 500 V power BJT was demonstrated in the late 1970s [9]. In comparison with the conventional BJT, which has an either a p-n-p or an n-p-n semiconductor "*sandwich*" *structure*, the power BJT has an additional n-type lightly doped drift region to block high reverse voltage, as depicted in **Fig. 1.6(a)**. During the ON-state, the emitter-base p-n junction is forward-biased so that the electrons



Figure 1.6 Cross-sectional schematics of bipolar power devices: (a) bipolar junction transistor (BJT); (b) gate turn-off thyristor (GTO); (c) insulated gate bipolar transistor (IGBT) [5].

are injected from n+ emitter region and diffuse into the base region. The base-collector junction is reverse-biased which pulls the minority carriers from base region to drift region, and finally reach the collector electrode [5]. During switching, a substantial amount of injected minority carriers are stored in the p-base and n-drift region, which needs to be recovered which prolongs the switching time and reduces the switching frequency compared to MOSFETs. Another major drawback of the power BJT is its low current gain, which limits the wide application of the devices.

The gate turn-off thyristors (GTOs) are developed for high voltage applications above 3 kV [5]. In addition, the power GTO provides both forward and reverse voltage blocking capability, making it suitable for AC power circuit applications. **Figure 1.6(b)** shows the GTO structure with

three p-n junctions in series. This results in two coupled BJTs: the first one is formed by n+ cathode/p-base/n-drift regions, and the second one is formed by p-base/n-drift/p+ anode regions. During the ON-state, a positive small gate current is applied to p-base region. Electrons are injected from n+ cathode region to p-base region, and then move into the n-drift region. The collector current of n-p-n transistor acts as base current for the coupled p-n-p transistor since n-drift region acts as its base. Hence, once current flow is initiated through the transistors, the two coupled BJTs are able to generate the base drive current for each other after an initial gate current supply which is referred as regenerative action. The GTO can remain in ON-state with a large current with very small voltage drop due to the positive feedback, which makes it energy-sufficient when compared with other bipolar transistors. This device can be turned off by applying a reverse gate current. Similar to power BJT, the main drawback of the GTO is its relatively long switching time because of long reverse recovery caused by the stored minority carriers. The switching frequency of GTO is limited to 1 kHz [5].

The first insulated gate bipolar transistor (IGBT) was reported in 1979 to overcome low current gain at high collector voltages which is considered as one of the major shortcomings of the bipolar power transistors for high voltage applications. The IGBT has become the most popular power device for high power (megawatt) applications. As shown in **Fig. 1.6(c)**, the IGBT is an improved hybrid coupled structure where a power MOSFET structure provides the gate drive current for coupled bipolar power transistor [5]. The bulk structure is formed by four n-p-n-p alternating layers. This again creates a basic thyristor structure. In order to suppress the thyristor operation within IGBT, a deep p+ diffusion is added to short the p-base region to the n+ emitter region. When a positive bias is applied to the gate of the IGBT structures, an inversion layer channel is created in the p-base region which allows the electrons flow from the n+ emitter region

to the N-base region. The electron current serves as the base drive current for the p-n-p transistor, which enhances the injection of holes from the p+ collector to n-base junction. The injected holes trigger the emitter current of the p-n-p transistor. The n-base (n-drift) region of the IGBT structures operates with high-level injection conditions during ON-state. Compared to bipolar transistors, due to the gate drive signal generated from a control circuit and applied to the power MOSFET, the IGBT can achieve compact, low cost, high input impedance and voltage-controlled operation. In addition, the source current of the power MOSFET is used to provide the base drive current for the bipolar power transistor, which is designed to carry most of the device current because of its superior ON-state characteristics.

However, IGBT has several disadvantages. The power MOSFET should have the same high-voltage blocking capability as the bipolar power transistor, which results in high ON-resistance in the power MOSFET structures. This thick drift region as well as the low current gain resulting from the bipolar power transistor, lead to a large device area in spite of typically carrying a tenth of the total device current. Hence the current density is reduced making the electronic circuit bulky and heavy. In addition, the reverse base drive current cannot be applied to the bipolar power transistor and therefore, the turn-off switching time is not ignorable. The limitation of the IGBT is the low switching frequency of below 50 kHz [5].

#### **1.3 Introduction to Gallium Oxide**

#### 1.3.1 Evaluation of Materials for Power Switching Applications

Due to the limited material properties of Si, today's Si-based power electronic system is bulky, heavy and relatively inefficient. Wide-bandgap (WBG) semiconductors, such as silicon carbide (SiC) and gallium nitride (GaN), as well as ultra-wide-bandgap UWBG semiconductors, such as gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) and diamond, have superior properties over Si for power switching applications [10]. The performance of power switches is centered on the concurrent realization of low ON-resistance ( $R_{ON}$ ), high breakdown voltage (BV), and low switching power losses. Figure 1.7 compared the  $R_{ON}$  and BV of different materials [11]. The ON-resistance is calculated by

$$R_{ON,sp} = \frac{4V_{BD}^2}{\varepsilon \cdot \mu \cdot E_C^3} \tag{1.2}$$

where  $\varepsilon$  is permittivity,  $\mu$  is carrier mobility,  $E_c$  is critical electric field. WBG and UWBG power devices can potentially achieve lower ON-resistance for the same BV. This enables a smaller pitch size, capacitances, and switching losses, as well as higher operating frequency, higher power density and conversion efficiency compared with similar voltage- and current-rated Si devices. Specifically,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has superior performance compared to Si and several second generation semiconductor materials such as GaAs and SiC. As opposed to other UWBG semiconductors such



Figure 1.7 Theoretical unipolar performance limits of  $R_{ON}$  as a function of  $V_{BD}$  for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and other major semiconductors based power devices [11].

as diamond or AlN, the melt growth techniques are available for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to produce high-quality low-cost substrate. This will be elaborated in the following section.

**Table 1.1** compared material properties of various materials. Among these materials, the large bandgap of Ga<sub>2</sub>O<sub>3</sub> (5.1 eV for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> and 4.8 eV for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [12]) allows high voltage operation. The primary obstacle to Ga<sub>2</sub>O<sub>3</sub>-based power devices is a low thermal conductivity, which causes the heat dissipation problem in high power operations. A possible solution is the integration of the Ga<sub>2</sub>O<sub>3</sub> devices with a substrate which has a high thermal conductivity.

Among all the polymorphs of  $Ga_2O_3$ ,  $\beta$  is the most stable phase, and is particularly attractive due to availability of melt growth techniques which enables production of low-cost largearea substrates. On the other hand,  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>, which is a meta-stable phase, has the largest band gap [13]. Furthermore, the corundum-structure of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> makes it a promising UWBG

	Si	SiC	GaN	β-Ga <sub>2</sub> O <sub>3</sub>	$\alpha$ -Ga <sub>2</sub> O <sub>3</sub>	Diamond
$E_g$ (eV)	1.1	3.3	3.4	4.8	5.1	5.5
$E_C$ (MV/cm)	0.3	2.5	3.4	8.0	9.5	10
n-type doping	Yes	Yes	Yes	Yes	Yes	Difficult
p-type doping	Yes	Yes	Yes	No report	No report	Yes
$\mu_e \ (\mathrm{cm}^2/\mathrm{Vs})$	1300	800	1200	200	200	-
$\mu_h (\mathrm{cm}^2/\mathrm{Vs})$	450	320	150	-	-	2000
$k_T$ (W/cmK)	1.3	4.2	1.5-2.5	0.1-0.2	No report	10-30
Baliga FOM	1	340	1450	3444	5767	24661

Table 1.1 Physical properties of major power semiconductors [10], [19].

 $E_g$ : bandgap,  $\mu_e/\mu_h$ : electron/hole mobility,  $k_T$ : thermal conductivity, Baliga's FOM:  $\epsilon \mu E_c^3$  where  $\epsilon$  is the permittivity.
semiconductor candidate because of the ability to produce hetero-structures with its (Al,In,Ga)<sub>2</sub>O<sub>3</sub> alloys which will enable bandgap engineering. Moreover, it will allow hetero-epitaxial growth of various oxides with corundum crystal structure such as Fe<sub>2</sub>O<sub>3</sub>, and Cr<sub>2</sub>O<sub>3</sub> [14], [15] as well as p-type oxides like Ir<sub>2</sub>O<sub>3</sub> to enable designing different functional devices [14]–[16]. However, in contrast to  $\beta$ -phase, melt-growth techniques are not available for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>.

# 1.3.2 Melt-growth Technique for β-Ga<sub>2</sub>O<sub>3</sub> Bulk Substrate

The availability of high-quality homogeneous bulk substrates is critical for growing highquality epilayers with low dislocation density, where the leakage path for the carriers is reduced significantly and hence realizing high performance power devices. For most of the WBG semiconductor materials, such as GaN, SiC, diamond, etc., melt-growth technique is not possible. Therefore, they were only heteroepitaxially grown on largely lattice-mismatched foreign substrates at the early stage of technology development in contrast to the conventional semiconductors such as Si and GaAs. Later, the realization of bulk substrates by a vapor phase growth technique has enabled the growth of high-quality homoepitaxial layers and the free-standing bulk crystals could be obtained via self-separation processes for GaN or wet etching for SiC [17]–[19].

As oppose to most WBG semiconductors, the melt-growth techniques are available for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, which makes  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> a very attractive candidate for power device applications. Multiple melt-growth techniques have been developed for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> including edge-defined film fed growth (EFG), Czhochralski (Cz) method, floating zone technique and the vertical bridgman method [20]–[23]. So far, the EFG is the most successful bulk growth technique of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (**Fig. 1.8(a)**). In the EFG method, a board-shaped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> crystal is grown between narrow iridium slits, through which the Ga<sub>2</sub>O<sub>3</sub> melt is supplied by capillarity [24], [25]. The growth area can be much smaller



Figure 1.8 (a) Schematic of edge-defined film fed growth technique for the production of bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates [19]. (b) Photograph of 4-inch diameter single-crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> wafer [26].

than that of other melt growth techniques, and, therefore, it is possible to minimize the dissociation and evaporation of the melt [19].

Currently, 25×25 mm<sup>2</sup> (010) wafers, 2-inch (-201) wafers, and 4-inch (001) wafers (**Fig. 1.8(b**)) with both n-type Sn-doping and semi-insulating Fe-doping are commercially available [26]. The dislocation density in EFG-grown  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has been reported to be ~10<sup>3</sup> cm<sup>-2</sup>, which is significantly lower than that in halide vapor phase epitaxy (HVPE)-grown GaN substrates (1.2×10<sup>6</sup>-5.1×10<sup>6</sup> cm<sup>-2</sup>) and is promising to for high power devices [17], [27].

# 1.3.3 Substrates for $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>

In comparison,  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> is meta-stable at atmospheric pressure. As a result, the meltgrowth is not available for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. Hence it needs to be grown hetero-epitaxially on foreign substrates. Currently, only sapphire substrate (as large as 6-inch) has been used to grow highquality  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. However, the dislocation density of an  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> epilayer on sapphire is as high as 10<sup>10</sup> cm<sup>-2</sup> because of the large lattice mismatch [28].  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can turn into  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> around 2022 GPa at room temperature [29]. In addition, it is possible to grow  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> crystals under 4.4 GPa at 1000 °C using  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> powder as the raw material [19], [29].

#### 1.3.4 Current Status of Ga<sub>2</sub>O<sub>3</sub>-based Transistors

In the last decade, Ga<sub>2</sub>O<sub>3</sub> power transistors has attracted a great deal of attention and shown excellent progress in high power switching applications [19], [30]. For power switches, normally-off (E-mode) transistors are typically more desirable over normally-on (D-mode) devices due to safety considerations and simplicity of gate-drive circuitry. The E-mode Ga<sub>2</sub>O<sub>3</sub> MOSFETs can be realized by depleting the channel via a wrap-gate fin-array structure [31], an unintentionally doped Ga<sub>2</sub>O<sub>3</sub> with low carrier concentration as channel [32], and gate-recessed structure with ALD SiO<sub>2</sub> as the gate dielectric [33]. The first E-mode MOSFETs was demonstrated in 2016, which consisted of Sn-doped Ga<sub>2</sub>O<sub>3</sub> wrap-gate FinFETs on a native semi-insulating Mg-doped (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate [31]. These FinFETs exhibited normally-off operation with a threshold voltage around 1 V and an I<sub>ON</sub>/I<sub>OFF</sub> ratio higher than 10<sup>5</sup> which was mainly limited by high ON-resistance. The same group further developed the E-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors utilizing a recessed-gate process, as



Figure 1.9 Cross-sectional schematic of enhancement-mode gate-recessed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with  $L_{SD}$ =3 µm and  $L_{G}$ =1 µm [33].

shown in the **Fig. 1.9**. The recessed-gate structure depleted the channel under the gate followed by deposition of ALD SiO<sub>2</sub> as the gate dielectric [34].

Although breakdown voltage as high as 2 kV has been achieved on Ga<sub>2</sub>O<sub>3</sub>-based MOSFETs, the current densities reported so far are very low compared with their GaN counterparts which is mainly due to low channel mobility in this material system. To address this issue, modulation-doped field effect transistor (MODFET) has been demonstrated [35]–[38]. It was expected that the introduction of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub> and formation of two-dimensional electron gas (2DEG) would lead to enhancement of electron mobility in these structures. However, the highest room-temperature electron mobility reported, so far, in  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>-Ga<sub>2</sub>O<sub>3</sub> double-heterostructures has been only 180 cm<sup>2</sup>/V·s limited by phonon scattering [36]. The electron mobility increased to 2790 cm<sup>2</sup>/V·s at 50K. A maximum drain current of I<sub>DS</sub>=257 mA/mm, a peak g<sub>m</sub> of 39 mS/mm and a pinch off voltage of -7 V have been measured on MODFETs [35]. Very recently, the same group demonstrated a MODFET with a high breakdown voltage of 1.37 kV for



Figure 1.10 Cross-sectional schematic of the enhancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) MOSFET with Si+-implanted source/drain contacts and access regions [32].

a gate-to-drain separation ( $L_{GD}$ ) of 16 µm having a specific ON-resistance of 120.1 m $\Omega$ .cm<sup>2</sup> using SiNx as the passivation dielectric (**Fig. 1.10**) [39].

For high voltage and high-power applications, vertical geometry are preferred to enhance packing density of devices and suppress the sensitivity of surface effects. Two types of vertical Ga<sub>2</sub>O<sub>3</sub>-based devices have been reported to date. Wong et al. fabricated a current aperture vertical transistor (CAVET) with a Mg-implanted current blocking layer (CBL) [40]. **Figure 1.11** shows the device structure of Ga<sub>2</sub>O<sub>3</sub> CAVET. The selective area Mg-ion-implantation was implemented to form the CBL to block current from the aperture region other than any other paths. A recent study showed that the N-implanted CBL helps to improve the device characteristics as N atoms are more stable in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, whereas Mg diffuses into active region during the post-implantation annealing [41]. Moreover, in this Ga<sub>2</sub>O<sub>3</sub> CAVET, holes generated during the reverse bias will accumulate in the CBL. If the CBL is not grounded, the accumulation of holes in this region will lead to a large negative shift in threshold voltage resulting in device instability [42].



Figure 1.11 Cross-sectional schematic of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> CAVET MOSFET with L<sub>go</sub> = 2.5  $\mu$ m and L<sub>ap</sub> = 15  $\mu$ m [40].

Owing to the development of a Ga<sub>2</sub>O<sub>3</sub> dry etching process to achieve deep trenches > 1  $\mu$ m, another E-mode Ga<sub>2</sub>O<sub>3</sub> vertical FinFETs was proposed as depicted in **Fig. 1.12** [43]. This device has achieved BV of 2.6 kV, R<sub>ON</sub> of 0.52 mΩ/cm<sup>2</sup> and record-high BFOM of 280 MW/cm<sup>2</sup> [43]. The positive threshold voltage was achieved by depleting the submicron-wide fin-shaped channels. The main issue in this device is the low electron mobility in the channel (30 cm<sup>2</sup>/Vs) due to the surface roughness and interface-trapped charge caused by dry etching [43]. Additionally, the dry etching caused interface trap states between dielectric and Ga<sub>2</sub>O<sub>3</sub> leading to current collapse and device degradation. Therefore, to enhance the performance of β-Ga<sub>2</sub>O<sub>3</sub> FinFETs and improve their reliability, various techniques including wet etching, regrowth, and post-deposition annealing (PDA) may be investigated to improve the surface quality of the sidewalls [43].



Figure 1.12 Cross-sectional schematic of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical Fin-FET power transistors [43].

#### **1.4 Dissertation Overview**

The objective of this dissertation is to understand and resolve the fundamental issues severely limiting the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors by a combination of novel process, device design and modeling. Chapter 2 investigates the thermal stability of Ni/Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diode at temperatures ranging from 100 K to 650 K. The highly rectifying and thermally stable performance of these diodes offer considerable potential for high power  $Ga_2O_3$  devices in harsh environments. Chapter 3 presents the dielectric study of Al<sub>2</sub>O<sub>3</sub> and AlSiO for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in (001) orientation. Metal-Oxide-Semiconductor capacitors (MOSCAP) were fabricated and the interface and bulk properties were characterized using deep UV-assisted capacitance-voltage measurements. The AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs achieve negligible hysteresis, low interfacial trap density, low leakage current, and high breakdown electric field up to 8.2 MV/cm. In Chapter 4, a device-circuit-integrated simulation is described to analyze the DC and switching characteristics of vertical Ga<sub>2</sub>O<sub>3</sub> FinFET devices. The impact of electron mobility and Fin-field effect transistors (FET) structure on the OFF-state capacitances and switching characteristics is discussed. The total power loss of the input power at frequency of 200 kHz was reduced 82.2% for the demonstrated device structure with fully-filled interfin design. Chapter 5 in this dissertation provides further details on the chlorine-based dry etching technique for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. Chapter 6 demonstrates the integration of Ga<sub>2</sub>O<sub>3</sub> on the GaN substrate. The method achieved in this work is one of the promising approaches to combine the material merits of both GaN and Ga<sub>2</sub>O<sub>3</sub> targeting the fabrication of novel high-frequency and high-power electronics as well as optoelectronic devices. Finally, Chapter 7 summarizes all of the essential remarks and understanding gained throughout this dissertation work and suggests future work that could be performed.

#### Chapter 2 Thermal Stability of Ni/β-Ga<sub>2</sub>O<sub>3</sub> Trench Schottky Barrier Diodes

# **2.1 Introduction**

## 2.1.1 Schottky Contact

A Schottky contact refers to a metal-semiconductor contact where a large potential energy barrier is formed for electrons. This barrier is called Schottky barrier. For an n-type semiconductor, to achieve a Schottky contact, the work function of the metal must be larger than the electron affinity of the semiconductor. The electron affinity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is reported to be 4.00±0.05 eV [44]. According to the Schottky-Mott theory [45], [46], the metal/semiconductor Schottky barrier height  $\varphi_B$  obeys the relation:

$$e\varphi_B = e\varphi_M - \chi_S \tag{2.1}$$

where  $\varphi_M$  is the work function of the metal, and  $\chi_S$  is the electron affinity of the semiconductor. The Schottky barrier has rectifying characteristics, which is suitable to be used as a diode. Currently, there are several Schotty contacts available for Ga<sub>2</sub>O<sub>3</sub> such as Pt, Ni, Au, Cu, and Ir and their oxides with Schottky Barrier height ranging from 1 eV to 1.5 eV [10], [47]. Several experimental Schottky barrier values are consistent with the predicted values from Schottky-Mott theory[10]. However, the presence of surface states can modify the effective barrier heights by pinning the fermi level at surface neutral level which results in experimental barrier values differing from the theoretical values [48]–[50].

## 2.1.2 β-Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes

Schottky barrier diodes (SBD) are attractive for power switch applications to improve the efficiency of the motor controllers and power supplies, due to their fast switching speed and low threshold voltages compared to p-n diode. Additionally, the BV is strongly dependent of the bandgap of the semiconductor, which can take advantage of the ultra-wide bandgap property of  $Ga_2O_3$  (5.1 eV for  $\alpha$ -Ga\_2O\_3 and 4.8 eV for  $\beta$ -Ga\_2O\_3) [12]. Ga\_2O\_3 Schottky diodes have numerous advantages over conventional Si rectifiers, achieving a critical electric field over 25 times larger and R<sub>ON</sub> approximately 400 times lower at a given voltage [10]. These characteristics make Ga<sub>2</sub>O<sub>3</sub> SBDs attractive for hybrid electric vehicles and energy-intensive industrial motors. Both lateral [51] and vertical β-Ga<sub>2</sub>O<sub>3</sub> SBDs [52], [53] have been studied in recent years. Specifically, vertical SBDs with a backside electrode are preferred in ultra-high-power applications and can be realized in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> materials system thanks to the availability of melt-grown  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> bulk substrates. High BV of over 1 kV has been reported in vertical SBDs by several groups [54]–[56]. A  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench SBD was first demonstrated by Sasaki et al [57] to decrease electric field and, consequently, current leakage due to thermionic field emission (TFE). Li et al. [58] later demonstrated trench SBDs with a BV of 1.23 kV, an ultra-low leakage current below 1 µA/cm<sup>2</sup>, and a decent R<sub>ON</sub> below 15 m $\Omega$ ·cm<sup>2</sup>. Very recently, the same group utilized field-plate technique to improve the BV of trench SBD up to 2.89 kV, and showed the highest Baliga's figure-of-merit (BV<sup>2</sup>/R<sub>ON</sub>) of 0.8  $GW/cm^2$  to date [59].

Despite of very promising results achieved on  $Ga_2O_3$  SBDs, in practical device design, the instantaneous startup conditions require the diodes to be capable of operating under high current surge in the circuit. **Fig. 2.1** shows Si-based SBD with p-type regions are implanted in the n-type drift layer [5]. This p-type region has several functionalities. Firstly, it can provide the edge termination for SBDs by incorporation of a p+ guard ring overlapping the metal edge and screening



Figure 2.1 Schematic of Si-based SBD with implanted p+ area.

it from high electric fields. Secondly, the presence of the implanted p+ region also creates a p-n junction in parallel with the SBD. If the Schottky rectifier is operating with a low on-state Schottky voltage drop under normal operating conditions, the p-n junction does not get sufficiently forward biased to inject minority carriers into the drift region. This preserves the fast switching properties of the SBD which is essential for high-speed power switching application. Under surge current levels, where the diode is subjected to a very high on-state current density, the injection from the p-n junction (conductivity modulation) reduce the on-state voltage drop and power dissipation [5]. However, due to a combination of unavailability of p-type doping and large hole effective mass in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [60], fabrication of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based SBDs with p+ guard rings does not seem feasible for rectifying applications. Therefore, developing available p-type materials to form hetero-junction with  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> or other novel technologies that can accommodate surge current is necessary.

In addition, to enable high power applications in harsh environments (such as space exploration and deep oil extraction), it is important to investigate the thermal stability of Schottky contacts and temperature-dependent behavior of SBDs. The Schottky contacts need to be thermally stable and the interface between the metal and the  $Ga_2O_3$  needs to be of high quality so that any defect-related leakage current is insignificant. Fares et al. [61] studied the thermal stability of

sputtered Tungsten as Schottky contact on (-201)  $Ga_2O_3$  SBDs at high temperatures up to 775K. He et al. [62] investigated the electrical properties of Pt/(100)  $Ga_2O_3$  SBDs at high temperatures up to 425K. As following, we demonstrate a novel Ni/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench SBD structure and investigate its temperature-dependent electrical characteristics in comparison with regular SBDs.

# 2.2 Ni/β-Ga<sub>2</sub>O<sub>3</sub> Trench Schottky Barrier Diodes

The schematic cross-section of the vertical trench SBDs is shown in **Fig. 2.2(a)** [63]. A top view microscope image of trench SBDs is shown in **Fig. 2.2(b)**. The devices are fabricated on an n-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) bulk substrate with a 10 $\mu$ m lightly Si-doped epitaxial layer grown by halide phase vapor epitaxy. The 2" wafer was first diced into 1×1 cm<sup>2</sup> pieces, followed by an O<sub>2</sub> plasma treatment for 10min and HF cleaning for 10 minutes to remove residual hydrocarbons. Chlorine-based inductively coupled plasma (ICP) dry etching was performed on the backside of the sample to achieve better ohmic contact [64], followed by evaporation of Ti/Au (20/200 nm) as the cathode contact. Ni/Pt (20/100 nm) was then deposited and patterned via a lift-off process on the top surface, acting as the Schottky contact and the hard mask for the subsequent etching for trench



Figure 2.2 (a) Schematic of the  $Ga_2O_3$  based trench SBDs. (b) Top-view microscope image of the fabricated  $Ga_2O_3$  trench SBDs with a fin width of 1µm. The entire trench area enclosed by the red dashed line is used for calculating current densities for a fair comparison with regular SBDs.

formation. 1.3  $\mu$ m-deep trenches were then formed using a gas mixture BCl<sub>3</sub>/Cl<sub>2</sub>/Ar in the ICP etching with an etch rate of 87 nm/min. Patterns with various fin widths (1, 2, 3, and 4  $\mu$ m) and



Figure 2.3 Schematic of process flows of (a) trench SBDs and (b) regular SBDs.

fin area ratios (20, 35, and 50%) were fabricated along [010] and [100] orientations. The wafer was then soaked in HCl for 10 min to remove the etch damage [65] prior to the deposition of 100 nm of Al<sub>2</sub>O<sub>3</sub> at 150 °C using a plasma atomic layer deposition (ALD) system. The dielectric was then removed on top of Ni/Pt Schottky contacts using a photoresist planarization technique followed by dry etching and ashing in O<sub>2</sub> plasma for 1 hour to clean the byproduct of dry etching. The contact pads were formed by sputtering of Ti/Cr (10nm/300 nm) over the sidewall followed by device isolation. Regular SBDs with circular Schottky contacts were simultaneously fabricated on the same epi-structure for comparison (further details can be found in the supplementary material). The process flow for both trench and regular SBDs are demonstrated in **Fig. 2.3**. The  $1\times1$  cm<sup>2</sup> sample was then diced into 4 separate dies after device fabrication was completed to enable temperature-dependent measurements, while the other dies were saved for BV measurements. This allowed us to measure and compare BV before and after stressing devices at high temperatures (up to 650 K). The fabrication process for both regular SBD and trench SBD is shown below.

I-V and Capacitance-Voltage (C-V) profiles were measured using a Keysight B1500A Semiconductor Parameter Analyzer connected to an MMR variable temperature micro probe system (VTMP) under high vacuum. BV measurements were performed using a Keysight B1505A Power Device Analyzer.

The carrier density is extracted from a linear fit to the  $1/C^2$  vs V profile measured on a regular SBD with a diameter of 150  $\mu$ m at temperatures ranging from 100 K to 600 K with step increment of 25 K. As shown in **Fig. 2.4**, an electron density of  $3.1 \times 10^{16}$  cm<sup>-3</sup> was extracted at room temperature which remained relatively constant over a wide range of temperatures from 125K to 600K. All the free carriers were frozen out at temperatures below 100 K due to incomplete



Figure 2.4 (a)  $1/C^2$ -V characteristic measured at 400 kHz. (b) Carrier density from C-V measurements at elevated temperatures on a regular SBD with a diameter of 150  $\mu$ m.

ionization of the dopants and therefore no current could be measured at these temperatures. Fluctuations in extracted carrier density at elevated temperature (**Fig. 2.4(b**)) is due to the noisy C-V profile at these temperatures (**Fig. 2.4(a**)).

# 2.3 Current-voltage Characteristics

I-V profiles were measured on trench SBDs fabricated along [010] and [100] directions as well as regular SBDs. The trench SBDs fabricated in [010] direction showed superior IV characteristics, including ideality factors closer to unity and lower  $R_{ON}$ , compared to those fabricated in [100] direction. This observation is consistent with previous reported data [65]. Therefore, here we only report temperature-dependent behavior of trench SBDs fabricated along [010] direction and compare that with regular SBDs.

**Figure 2.5** shows the I-V-T characteristics measured on a circular SBD with a dimeter of 150  $\mu$ m and a trench SBD with a fin width of 2  $\mu$ m and a fin area ratio of 20%. In comparison with regular SBDs, the trench SBDs showed slightly higher turn-on voltage (~ 0.16 V higher at 300K) due to the sidewall depletion caused by the adjacent MOS junction on the sidewalls of the trench. As temperature increased, the turn-on voltage decreased on both type of SBDs which is



Figure 2.5 I-V-T characteristics in linear scale (top) and semi-log scale (bottom) measured on regular SBDs (left) with a diameter of 150  $\mu$ m and trench SBDs (right) with a W<sub>fin</sub> of 2 $\mu$ m and a fin area ratio of 20% at temperatures ranging from 100K to 650K with step increment of 25 K.

expected as the number of electrons with the required energy to pass over the Schottky barrier increases at higher temperatures. In the barrier-limited region (lower current density), the current density increased by increasing temperature which is expected from thermionic emission current transport. On the contrary, in the Ohmic region (higher current density), current density reduced as temperature increased because of lower electron mobilities in the current limiting series resistor at higher temperatures. The lower current densities in the trench SBD compared with that in the regular SBD is due to the restricted carrier path. Therefore, the R<sub>ON</sub> of trench SBD is 210 m $\Omega$ /cm<sup>2</sup>, which is larger than that of regular SBD, 22.5 m $\Omega$ /cm<sup>2</sup>. The lowest R<sub>ON</sub> achieved was 49 m $\Omega$ /cm<sup>2</sup> which was measured on a trench SBD with fin width of 1  $\mu$ m and fin ratio of 35%. The higher R<sub>ON</sub> measured on our devices compared with that previously reported on trench SBDs fabricated on similar epi-structure [58] is due to (i) not annealing the ohmic contact and (ii) sputtering Cr as pad metal which has higher resistivity than Au. A large ON/OFF current ratio of  $10^{10}$  was measured on both types of SBDs at room temperature. The leakage current remained under detection limit at high temperatures up to 550 K for trench SBDs, whereas it increased at temperatures above 350 K for regular SBDs. At 650K, the trench SBDs preserved their rectification with ON/OFF current ratio of more than 10<sup>5</sup>, while the leakage current of regular SBD significantly increased resulting in an ON/OFF current ratio of only  $10^1$ .

**Figure 2.6** shows the leakage current measured at reverse bias of -3V as a function of temperature for regular SBDs and trench SBDs with various fin widths (1, 2, 3, and 4 $\mu$ m) and fin area ratio of 50%. The leakage current density on trench SBDs remains four orders of magnitude lower than that in the regular SBDs even at elevated temperatures. Similar leakage current was observed on the trench SBDs with different fin widths and the slight variation can be attributed

30



Figure 2.6 Leakage current characteristics as a function of temperature for trench SBDs with fin width of 1  $\mu$ m, 2  $\mu$ m, 3  $\mu$ m and 4  $\mu$ m and regular SBDs with diameter of 150  $\mu$ m and 200  $\mu$ m.

to the variations in the doping concentration and non-uniformities in the processing throughout the wafer.

The Schottky barrier height ( $\Phi_B$ ) and ideality factor (n) were determined assuming thermionic emission (TE) as the dominant current transport mechanism [66],

$$J = [A^* T^2 e^{-\frac{q}{kT}\phi_B}][e^{\frac{q}{nkT}(V - J \cdot A \cdot R_S)} - 1]$$
(2.2)

where  $A^*$  is the effective Richardson's constant, T is the absolute temperature, q is the electric charge,  $\Phi_B$  is the Schottky barrier height, k is the Boltzmann's constant, and V is the applied voltage,  $R_S$  is the series resistance. Using an electron effective mass of 0.342 for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, we assumed  $A^* = 41.1 \text{ A} \cdot \text{cm}^{-2} \cdot \text{K}^{-2}$  to extract barrier height at each particular temperature [67]. **Figures 2.7 (a) and (b)** depict the linear fits to I-V characteristics measured at the entire temperature range from 100 K to 650 K and zoomed-in linear fits to I-V characteristics measured at high temperatures from 475 K to 650 K. **Figures 2.7 (b) and (c)** show the barrier height and ideality factor as a function of temperature extracted on the regular and trench SBDs under study. Ideality factors of 1.17 and 1.14 and barrier heights of 1.2 eV and 1.09 eV were extracted at room



Figure 2.7 (a) Linear fit to I-V characteristics to extract ideality factor and Schottky barrier height. (b) zoomed-in linear fit to I-V characteristics measured at high temperatures from 475 K to 650K. The temperature dependence of ideality factor and Schottky barrier height are extracted for (c) regular SBD and (d) trench SBD. Red squares and dots are ideality factor and Schottky barrier height respectively extracted from I-V taken at 300K after measuring devices at temperatures up to 650K.

temperature on trench and regular SBDs, respectively. In the temperatures ranging from 100 K to 550 K, as temperature increases the ideality factor gets closer to unity and the barrier height increased from 0.8 eV to 1.3 eV. This trend has been previously observed in other semiconductormetal Schottky contacts [68], [69] as well as Ga<sub>2</sub>O<sub>3</sub>-based Schottky diodes [70] and is attributed to the lateral inhomogeneity of the barrier height [71]–[73]. At higher temperatures (550K-650K), the apparent barrier height decreased, and ideality factor increased abruptly in both regular and trench SBDs, which suggests that thermionic emission model is not valid at these temperatures and other mechanisms may be involved as well. We speculate that this could be due to the current leakage through the Al<sub>2</sub>O<sub>3</sub> dielectric on the sidewall at higher temperatures. As will be discussed in the Chapter 3, Al<sub>2</sub>O<sub>3</sub> deposited at 150 °C that was used for these devices is of poor quality,



Figure 2.8 I-V characteristics in linear scale (top) and semi-log scale (bottom) taken at 300K after each temperature ramp for regular SBD (left) and trench SBD (right).

meaning the leakage current through this dielectric is very high and breakdown voltage is very low. Our studies shows that the quality of Al<sub>2</sub>O<sub>3</sub> can be significantly improved by increasing the deposition temperature and post-metallization annealing.

#### 2.4 Thermal Stability

The SBDs were measured again at room temperature after measurements were performed up to 500K, 600K, and 650K to determine whether high temperature measurements permanently affected the device performance. As shown in **Figure 2.8**, the trench SBD preserved its I-V characteristics, while the leakage current of the regular SBD increased and current density in forward bias decreased after heating up to 600 K. Reduction of forward current and an increase in leakage current after stressing device at high temperatures can be due to formation of defects in the material. Defect formation under forward bias seems to be more severe in regular SBDs compared to trench SBDs which will be the focus of a future study based on the hypothesis that the proximal trench sidewall may be sinks for defects. It is important to note that the barrier height and ideality factor did not change (red data points in **Fig. 2.7**) on the trench SBDs when devices were cooled down to room temperature after high temperature measurements, whereas the barrier height reduced on the regular SBD.

We also measured BV on several devices on the die which was used for temperaturedependent measurements as well as a separate die which had not been under temperature stress. **Figure 2.9** depicts maximum BV among all measured devices on both dies. Note that the maximum BV was achieved on the device which had not been under forward-bias stressing. A maximum BV of 1084 V was measured on the trench SBD with a  $W_{fin}$  of 1µm, which is larger than 662 V measured on the regular SBD with a diameter of 100 µm. The maximum BVs measured after being maintained at high temperatures were lower on both types of SBDs, which suggests generation of defects along carrier path at high temperatures.



Figure 2.9 Reverse breakdown for trench SBD and regular SBD with (dash) and without (solid) high temperature ramp up to 650K. The maximum BV was extracted from trench SBD with fin width of 1 $\mu$ m and regular SBD with diameter of 100  $\mu$ m. These devices had not been under forward-bias stressing.

# 2.5 Summary

In summary, the effects of temperature on the electrical characteristics of  $Ga_2O_3$  trench and regular SBDs with Ni Schottky contacts were studied at temperatures ranging from 100 to 650K. At high temperatures, the trench SBDs maintained a high rectification ratio (10<sup>5</sup>), which is four orders of magnitude higher than that on the regular ones. We attribute this higher thermal stability to reduced degradation under forward current stress in trench SBDs. The maximum achieved BV was reduced on both type of SBDs after temperature-dependent measurements up to 650 K.

# Chapter 3 Investigation of Al<sub>2</sub>O<sub>3</sub> and AlSiO Gate Dielectrics for β-Ga<sub>2</sub>O<sub>3</sub>

# **3.1 Introduction**

#### 3.1.1 Gate Dielectric

High-quality dielectrics are crucial for enabling high performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs especially because achieving p-type conductive layer does not seem feasible for this material system. The material properties of high-quality gate dielectric include high dielectric constant, negligible gate leakage, and large breakdown field. Additionally, it must act as a barrier for both electrons and holes. As shown in **Fig. 3.1**, there are three types of band alignments: type I straddling, type II staggered, and type III broken gap. Among them, type I is the most suitable for the MOSFETs to offer adequate conduction and valence band offsets. Apart from material properties of dielectric, the interface state density ( $D_{it}$ ) of dielectrics and bulk trap density ( $n_{bulk}$ ) are also key performance metrics for assessment of dielectric quality. In particular,  $D_{it}$  results in the variation in the gate modulation, channel mobility and current collapse. Defects in poor dielectrics, leads to a leakage path and failure to achieve high critical breakdown field. In addition,



Figure 3.1 Three types of band alignment for semiconductor heterojunction.

the dielectric should be thermodynamically stable with the semiconductor and not react during processing. Moreover, many reliability issues should be considered such as threshold voltage variation, pre-mature dielectric breakdown and frequency-dependent dispersion. This dielectric degradation effects are crucial for reliable switching performance of high power devices.

In particular, given the ultra-wide bandgap of Ga<sub>2</sub>O<sub>3</sub> of 4.8 eV, there are a relatively limited number of available gate dielectrics to achieve conduction band offsets  $\geq 1 \text{eV}$  favored for MOS structures. Currently, Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub>, HfO<sub>2</sub> and their alloys or bilayer combinations are being extensively investigated in metal-oxide-semiconductor capacitors (MOSCAPs) and exploited for Ga<sub>2</sub>O<sub>3</sub> based MOSFETs [43], [74]–[77]. A few studies on novel dielectrics for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> such as ZrO<sub>2</sub>, LaAl<sub>2</sub>O<sub>3</sub>, and (Y<sub>0.6</sub>Sc<sub>0.4</sub>)<sub>2</sub>O<sub>3</sub> films have been also reported, with each having different advantages over the others [78]–[80]. Further investigations on developing high-quality dielectric are still needed to improve the gate robustness of Ga<sub>2</sub>O<sub>3</sub>-based FETs to take advantage of its full potential.

#### 3.1.2 Characterization Methods of Interface States

#### 3.1.2.1 Terman method

The Terman method compares the ideal capacitance-voltage (C-V) and the low-frequency C-V curves to calculate the interface states density from the deviation of two curves. This method is valid based on the assumption that (i) the semiconductor and dielectric material are both ideal, thus their C-V response can be predicted mathematically; (ii) the low-frequency C-V curve can entirely reflect the information on interface state density. No traps are present in dielectric bulk or near interface. The Terman method has been utilized to characterize the interface state density in silicon based devices for decades. Silicon has relatively small bandgap and relatively large minority carrier concentration which allows both the shallow and deep interface state to be ionized in manageable time scales.

Given the non-ideality of the semiconductor and dielectric materials, the deviations of their material properties from the theoretical values are not avoidable. Thus, the high-low frequency measurement is employed to replace the numerical calculated C-V curve in the Terman method. However, in the WBG and UWBG material systems with negligible hole concentration and generation rates, the trap emission time is very long at room temperature. Specifically, previous research showed the electron emission time from the state located around  $E_{C}$ -1.5 eV for GaN is estimated to be  $10^{7}$ - $10^{8}$  years at room temperature [81]. The high-low frequency method may still be used in the WBG and UWBG system to a limited extent, as the minority carrier generation rate can increase at elevated temperatures. However, in order to create a comparable quantity of holes, the required high temperature would damage the device being tested.

#### 3.1.2.2 AC Conductance method

This method measures the conductance change due to the charging and discharging of traps responding to the Fermi level moving above to below the energy of the trap. This method is very useful when the emission time of the trap is on the order of 10 ms (100 Hz) or shorter. When the time constant of the trap is smaller than that, only shallow traps can respond and the conductance signal becomes noisy. Similar to the Terman method, the temperature is often increased to allow for the measurement of deep traps near mid-bandgap for the WBG and UWBG material systems with the trap emission time on the order of years.

#### 3.1.2.3 Deep Level Transient Spectroscopy (DLTS)

The deep level transient spectroscopy is a very sensitive and accurate technique which measures the change in capacitance due to changes in traps occupancy. The device under test (DUT) is initially placed under reverse-bias (trap emptying pulse) to empty all the traps. Followed by a forward biased pulse (trap filling pulse) which results in traps capturing the carriers and getting filled. The DUT is then again placed under reverse bias (trap emptying pulse) by lowering the voltage to the initial voltage level. However, traps cannot respond to the change immediately due to its slow nature, rather emit electrons slowly over time. This results in a capacitance transient over time which can be accurately measured. By repeating this reverse-forward-reverse pulse sequence over a temperature range for different rate windows, different trap characteristics such as capture cross-section, activation energy level, and density can be extracted using Aarhenius plot. DLTS measurement is spectroscopic in nature such that it can resolve and identify traps present at different energy locations since traps at different energy location emit carriers at different rates. It can also resolve between donor and acceptor traps. Traditional DLTS is typically capacitance based on depletion region (e.g. p-n junction or Schottky diode). However, other electrical parameters such as current (I-DLTS) or voltage (CCDLTS, DDLTS) can be used to monitor the transient response resulting from change in trap occupancy. Another advantage of DLTS over AC Conductance is, while AC Conductance uses an AC frequency at a specific DC bias, DLTS generally pulses from a bias that is significantly higher than the trap energy level to a bias that is significantly lower than the trap energy. However, major disadvantage of DLTS is that it takes a long time to sweep over a large range of temperature especially for wide-bandgap devices. However UV illumination can be used to excite traps in combination with traditional DLTS method which is known as deep level optical spectroscopy (DLOS).

#### 3.1.2.4 Deep UV-assisted Capacitance-Voltage Method

Recently, the deep ultraviolet photo-assisted capacitance-voltage (DUV-assisted C-V) was developed as an alternative technique to extract D<sub>it</sub> for wide-bandgap semiconductors [82]–[85].

This method is utilized in this chapter and will be elaborated in details. Similar to the Terman method, this method tracks the change in the occupancy of the traps, enabled by the capture of electrons first from the conduction band by empty interfacial states and eventually by generated holes that accumulated at the semiconductor/dielectric interface. This technique relies on deep ultraviolet (DUV) illumination applied to devices biased in depletion to ensure all traps can be extracted from the C-V measurements. The energy of the deep UV light should be the same or large than that of the characterized semiconductor materials. The detailed procedure of this measurement will be elaborated in this chapter.

# 3.2 Al<sub>2</sub>O<sub>3</sub> Gate Dielectric on β-Ga<sub>2</sub>O<sub>3</sub> (001)

# 3.2.1 Motivation

High-quality gate dielectrics are critical for enabling high performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. As mentioned before, given the ultra-wide bandgap of Ga<sub>2</sub>O<sub>3</sub> of 4.8 eV, there are a relatively limited number of available gate dielectrics to achieve conduction band offsets  $\geq$ 1eV favored for MOS structures. Currently, Al<sub>2</sub>O<sub>3</sub> is a most commonly used dielectric for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> being extensively employed in Ga<sub>2</sub>O<sub>3</sub>-based devices due to its adequate conduction and valence band offsets. Moreover, the interfacial quality between Al<sub>2</sub>O<sub>3</sub> and Ga<sub>2</sub>O<sub>3</sub> has been extensively investigated and improved in various metal-oxide-semiconductor capacitors (MOSCAPs) studies. Specifically, Zeng et al. studied the  $D_{it}$  at the interface between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ( $\overline{2}$ O1) and atomic layer deposited (ALD) SiO<sub>2</sub> using Terman method and conductance method [86]. Dong et al. exploited high-low frequency method to extract the interface state density in ALD Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub>(100) [77]. Using the same method, Kamimura et al. compared the interface states between Al<sub>2</sub>O<sub>3</sub> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>( $\overline{2}$ O1) are almost one order of magnitude higher than those in Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) [87]. Nevertheless, the conventional Terman method, conductance method, and high-low frequency method may be limited to probing the  $D_{it}$  profile over the whole bandgap of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> due to the long emission time of traps near valence band. Zeng et al. investigated the interface trap density of the SiO<sub>2</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface in ( $\overline{2}$ 01), (010), and (001) orientations by the high-low frequency method with the low frequency capacitance measured via the Quasi-Static Capacitance-Voltage (QSCV) technique at high temperatures [88], [89].

DUV-assisted C-V was developed as an alternative technique to extract  $D_{it}$  for widebandgap semiconductors including GaN [82], [83], [85]. Using this method, several groups have studied the interface quality of various dielectrics for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [80], [90]–[92]. In particular, this technique was utilized to quantify the interface states in ALD Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> ( $\overline{2}$ 01) [90], [91]. However, in these studies, the dielectric bulk traps were ignored, which may result in an inaccurate extraction of  $D_{it}$ . In addition, it is important to note that the interface states show asymmetry in different crystal planes of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> which has a monoclinic crystal structure. Despite of many most successful Ga<sub>2</sub>O<sub>3</sub>-based power devices fabricated on (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> using ALD Al<sub>2</sub>O<sub>3</sub> as the gate barrier [43], [93]–[95], there has been no report on characterization of interface states and bulk traps in ALD Al<sub>2</sub>O<sub>3</sub>- (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor capacitors (MOSCAPs).

#### 3.2.2 Device Fabrication and Measurement Methods

The schematic cross-section of MOSCAPs is shown in **Fig. 3.2** [96]. MOSCAPs were fabricated on an n-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) bulk substrate with a 9.9  $\mu$ m lightly Si-doped (~5×10<sup>16</sup> cm<sup>-</sup> <sup>3</sup>) epitaxial layer grown by halide phase vapor epitaxy. It was shown before that etching Ga<sub>2</sub>O<sub>3</sub> ( $\overline{2}$ 01) in Piranha solution prior to the dielectric deposition reduced the density of interface states [90]. However,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) surface morphology changed and the roughness slightly increased



Figure 3.2 Schematic cross-section of MOSCAP structure.

by etching in Piranha as shown in **Fig. 3.3**. The samples were, therefore, soaked in 49% HF for 10 min prior to the deposition of Al<sub>2</sub>O<sub>3</sub> dielectric layer. 15nm-, 32nm-, and 45nm-thick Al<sub>2</sub>O<sub>3</sub> films were then deposited in ALD system using tri-methyl-aluminum (TMA) and H<sub>2</sub>O as precursors on several samples. The ALD deposition temperature was varied from 150°C to 300°C. After dielectric deposition, post-deposition annealing (PDA) was performed at 500°C in O<sub>2</sub> or N<sub>2</sub> for 30 min. The ohmic contact on the backside of the sample was formed by a chlorine-based dry etching, followed by evaporation of Ti/Au (20/200 nm). No additional rapid thermal annealing (RTA) was performed. The circular gate contact of Cr/Ti/Au (10/20/200 nm) was then deposited and patterned via a lift-off process on the top surface.

The thickness of dielectric layer was confirmed using a J. A. Woollam M-2000 Ellipsometer. C-V measurements were performed at room temperature using a Keysight B1500A Semiconductor Parameter Analyzer. The frequency and amplitude of AC signals used for the C-V measurements were 1 MHz and 30 mV, respectively. The DC voltage was swept with a 50 mV step and a 0.6 V/s sweep rate. A 254 nm lamp with optical power density of 0.13 W/cm<sup>2</sup> was used as the deep UV illumination source for DUV-assisted C-V measurements.



Figure 3.3 Surface morphology and RMS roughness of (a) as received sample and samples soaked in (b) HF and (c) Piranha for 90 min.

# 3.2.3 Impact of ALD Temperature and Post-deposition Annealing

**Figure 3.4(a)** shows C-V hysteresis measurements of three samples with ALD deposition temperature of 150°C, 250°C and 300°C. The gate bias was swept from -10 V to 3 V at room temperature. The Al<sub>2</sub>O<sub>3</sub> thickness is 32 nm on all these three samples. Less hysteresis and higher dielectric constant were measured as deposition temperature increased. This is consistent with the finding of earlier work that showed a high deposition temperature improves the dielectric quality



Figure 3.4 C-V hysteresis measurements of MOSCAPs at room temperature (a) with ALD deposition temperature of 150°C, 250°C and 300°C, (b) deposited at ALD 300°C, without PDA, with PDA 500°C for 30 min in N<sub>2</sub> or O<sub>2</sub>.

due to formation of a thicker crystalline Al<sub>2</sub>O<sub>3</sub> interlayer in the Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface [87], [97]. A ledge was observed in the C-V curves measured on samples with lower ALD deposition temperature of 150°C and 200°C, which can be attributed to bulk traps. This ledge disappeared in the C-V profile measured on sample with Al<sub>2</sub>O<sub>3</sub> deposited at 300°C and the remaining hysteresis is associated with the interface states. We then studied the impact of PDA by fabricating three MOSCAPs with 32 nm thick ALD Al<sub>2</sub>O<sub>3</sub> deposited at 300°C. **Figure 3.4(b)** shows that PDA at 500°C in both N<sub>2</sub> and O<sub>2</sub> significantly improved dielectric quality. A dielectric constant value of 8.7 and less hysteresis were both achieved in the MOSCAP samples with ALD deposition temperature of 300°C and PDA at 500°C in O<sub>2</sub> for 30 min.

Figure 3.5 summarizes forward I-V breakdown (BV) of MOSCAPs with various deposition temperatures and PDA conditions. A maximum BV of 25.3 V was measured on the MOSCAP with 32 nm-thick  $Al_2O_3$  deposited at high temperature of 300°C (Fig. 3.5(a)). Compared with the MOSCAP without PDA, the BV of MOSCAPs increased when annealed in  $O_2$  and



Figure 3.5 Forward I-V characteristics of MOSCAPs of (a) with ALD deposition temperature of 150°C, 250°C and 300°C, (b) deposited at ALD 300°C, without PDA, with PDA 500°C for 30 min in  $N_2$  or  $O_2$ .

decreased when annealed in N<sub>2</sub>, as shown in **Fig. 3.5(b)**. Previous reports [98]–[101] have shown that oxygen vacancies in as deposited  $Al_2O_3$  film were suppressed after PDA treatment in O<sub>2</sub>. Therefore, the observation of larger BV on samples annealed in O<sub>2</sub> could be due to lower oxygen vacancies. By extension, the PDA treatment in N<sub>2</sub> may lead to an increase in oxygen vacancies, resulting in the leakage path and reduced BV.

## 3.2.4 Deep UV-assisted C-V Measurement

The interface states and bulk traps were characterized by DUV-assisted C-V measurements at 1MHz frequency [85]. First, the voltage was swept from depletion to accumulation and then held for 10 min in the dark to ensure that all the traps were filled with electrons. Next, the second C-V measurement was performed in dark (indicated as "dark" in **Fig. 3.6**). The device was then held at -20 V and illuminated by 254 nm DUV for 1 min to ensure all traps were ionized. After the DUV illumination, the device was kept under depletion bias for 10 min to allow generated holes to move toward the Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface. A second C-V profile was then measured shown as red



Figure 3.6 C-V characteristics of (a) 15 nm, (b) 32 nm, and (c) 45nm Al<sub>2</sub>O<sub>3</sub> MOSCAPs with PDA in O<sub>2</sub>.

curves in **Fig. 3.6**. A capacitance ledge can be observed in the post-DUV sweep (indicated as "post-UV" in **Fig. 3.6**) where interface states started being populated with electrons. The deep UV-assisted C-V measurements were performed on MOSCAPs with ALD deposition temperature of 300°C and PDA 500°C in O<sub>2</sub> as the lowest hysteresis was achieved among all the deposition and PDA conditions mentioned above. **Figure 3.6** shows the C-V profiles measured on various Al<sub>2</sub>O<sub>3</sub> dielectric thicknesses of 15 nm, 32 nm and 45 nm. The ideal dark curve was shifted to match the capacitance value of the post-DUV curve in the deep depletion regime.  $\Delta V$  is the voltage difference between the ideal dark curve and post-UV curve for a given capacitance, which is attributed to the electron captured by both interface states and bulk traps:

$$\Delta V = \frac{Aq}{c_{ox}} \left( N_{it} + \int_0^t \frac{x N_{bulk}(x)}{t} dx \right)$$
(3.1)

where A is the device area, q is electron charge,  $C_{ox}$  is the insulator capacitance,  $N_{it}$  is the number of captured electrons by interface states per unit area,  $N_{bulk}$  is the number of captured electrons by the dielectric bulk traps at the distance x from the metal per unit area,  $\int_0^t \frac{xN_{bulk}(x)}{t} dx$  is the centroid of the charge distribution. The trap density  $(D_t)$  which is a combination of interface states and dielectric bulk traps can be calculated using the following relationship:

$$D_t = \frac{C_{ox}}{Aq} \frac{d\Delta V}{d\psi_s} = \frac{dN_{it}}{d\psi_s} + t \frac{dN_{bulk}}{2d\psi_s} = D_{it} + t \frac{n_{bulk}}{2}$$
(3.2)

where  $\psi_S$  is the surface potential, and can be calculated from the semiconductor capacitance and doping concentration (measured as  $5.3 \times 10^{16}$  cm<sup>-3</sup>);  $D_{it}$  and  $n_{bulk}$  are the interface state and bulk trap. The  $D_t$  profile along with average  $D_t$  for MOSCAPs with various Al<sub>2</sub>O<sub>3</sub> thicknesses are shown in **Fig. 3.7**. The extracted trap density exhibits a peak at the energy of ~0.5eV, corresponding to accumulated holes at the interface due to Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> valence band barrier. The rest of the charge in the  $D_t$  curve is associated with the interface states and bulk traps. The average  $D_t$  is calculated after removing the effect of accumulated holes following the technique developed by Yelluri et al [83].



Figure 3.7 The linear fit of total trap density as a function of thickness.

**Figure 3.8** shows the linear fit of average  $D_t$  as a function of dielectric thickness. Based on the physical model, an average  $D_{it}$  of  $1.34 \times 10^{12}$  cm<sup>-2</sup>eV<sup>-1</sup> was extracted from the y-intercept of the linear fit corresponding to a MOSCAP with "zero-thickness" dielectric. This interface state density measured on Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> (001) MOSCAPs is relatively larger than that previously measured for (010) and ( $\overline{2}$ 01) orientations [87], [90], [91]. Previous research has shown that the formation of crystalline Al<sub>2</sub>O<sub>3</sub> interlayer reduces the interface states in Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface [87]. Moreover, it is important to note that (001) is a strong cleavage plane with less surface adhesion



Figure 3.8 Trap density vs energy for (a) 15 nm, (b) 32 nm and (c) 45nm of  $Al_2O_3$  MOSCAPs with PDA in  $O_2$ .

energy. Therefore, the larger interface state density in (001) orientation could be probably attributed to the less possibility of crystalline Al<sub>2</sub>O<sub>3</sub> formation on the cleavage plane. Additionally, an average  $n_{bulk}$  of  $2.98 \times 10^{18}$  cm<sup>-3</sup>eV<sup>-1</sup> was achieved from the slope of  $D_t$  versus thickness. This bulk trap density is demonstrated as the overall indicator for the dielectric quality.

# **3.3** AlSiO Gate Dielectric for β-Ga<sub>2</sub>O<sub>3</sub> (001)

# 3.3.1 Motivation

Aluminum silicon oxide (AlSiO) has been proposed as a high-quality and reliable gate dielectric for GaN-based devices [102]–[104]. Alloying of Al<sub>2</sub>O<sub>3</sub> with silicon to form amorphous AlSiO has the potential to incorporate the advantages of both SiO<sub>2</sub> ( $E_g = 9.0 \text{ eV}$ ) and Al<sub>2</sub>O<sub>3</sub> ( $E_g = 6.7 \text{ eV}$ ) thus realizing high band offsets and high breakdown strength [103], [105]. A low interface states  $D_{it}$  of ~10<sup>12</sup> cm<sup>-2</sup> eV<sup>-1</sup> was achieved in AlSiO on Ga-polar GaN using *metal-organic chemical vapor deposition (MOCVD) technique* and a dielectric lifetime of 20 years for electric fields higher than 3 MV/cm was predicted by Chan *et al.* [102], [106]. Chan *et al.* reported that AlSiO with a silicon composition up to 25% grown on Ga-polar GaN by MOCVD demonstrated a lower  $D_{it}$  and enhanced reliability compared to Al<sub>2</sub>O<sub>3</sub> [102], [107]. Sayed *et al* studied the impact of GaN polarity and the effect of varying the Si compositions in AlSiO dielectric on the electrical

properties of MOS devices [105], [108]. Liu *et al* developed a systematic methodology to analyze the interfacial and bulk qualities of AlSiO on N-polar GaN using capacitance-voltage (C-V) methods, and showed a low  $D_{it}$  value of  $4.4 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> [84], [85]. The same group also demonstrated that the post-metallization annealing of AlSiO/GaN MOSCAPs improved operation stability, reduced near-interface traps, and improved the low-leakage operation range under forward bias from 0-2.6 to 0-4 MV/cm [109]. The promising results of AlSiO as a dielectric for GaN-based devices motivated us to expand its applications to Ga<sub>2</sub>O<sub>3</sub>.

#### 3.3.2 Device Fabrication

AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs were fabricated on a 10  $\mu$ m-thick lightly Si-doped (6.5×10<sup>16</sup> cm<sup>-3</sup>) Ga<sub>2</sub>O<sub>3</sub> layer epitaxially grown by halide phase vapor epitaxy (HVPE) on an n+  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) substrate. Three samples were treated with three cycles of UV-ozone and 49% HF dip prior to the deposition of the AlSiO dielectric layer. One sample was treated differently, using only 49% HF, to understand the influence of UV-ozone clean on AlSiO/Ga<sub>2</sub>O<sub>3</sub> interface quality. The AlSiO dielectric, with a silicon composition of 40%, was grown by metal organic chemical vapor deposition (MOCVD) in a close coupled showerhead chamber. The AlSiO deposition temperature was 700 °C, and the TMAl, Si<sub>2</sub>H<sub>6</sub>, and O<sub>2</sub> flows were 3.2  $\mu$ mol/min, 3.2  $\mu$ mol/min, and 4.4 mmol/min, respectively. The bandgap (Eg), conduction band offset (E<sub>C</sub>) and valence band offset (E<sub>V</sub>) of AlSiO (with a silicon composition of 40%) with respect to Ga<sub>2</sub>O<sub>3</sub> were estimated to be 7.3 eV, 1.9 eV and 0.5 eV, respectively [110]–[112]. AlSiO with various thicknesses (10 nm, 20 nm, and 30 nm) were deposited on three different Ga<sub>2</sub>O<sub>3</sub> samples treated by UV-ozone followed by an HF dip. 30 nm-thick AlSiO was deposited on the sample treated by only dipping in the HF. After the dielectric deposition, the Ohmic contact on the backside of the sample was achieved by



Figure 3.9 Cross-sectional schematic of the AlSiO/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) MOSCAP.

chlorine-based dry etching and following Ti/Au (20/200 nm) metal stack deposition. The circular gate contact of Cr/Ti/Au (10/20/200 nm) was then patterned on the front side of the sample. In the annealing study to improve device performance, the MOSCAPs were then annealed at 300 °C and 350 °C for 30 minutes in a vacuum chamber ( $\sim 8 \times 10^{-5}$  Torr). The cross-sectional schematic of a typical MOSCAP structure is shown in **Fig. 3.9**.

# 3.3.3 Impact of UV-Ozone Clean

To investigate the impact of UV-ozone clean on AlSiO/Ga<sub>2</sub>O<sub>3</sub> properties, two dual C-V sweeps were conducted on the samples that were prepared using three cycles of UV-ozone and HF dip. In order to avoid any possible growth run-to-run variations, the two samples were co-loaded during the AlSiO deposition. The thickness of AlSiO on both samples were 30 nm. In the first C-V sweep, the voltage was swept from depletion to accumulation in the dark and then held for a 10 min electrical stress to ensure that all the near-interface slow and fast traps were filled with electrons, then the voltage was swept back to depletion. Then another C-V dual sweep was performed without electrical stress, in which only near-interface fast traps can respond. Note that fast traps can always induce hysteresis, whereas slow traps once filled would behave like fixed
charges and can no longer induce any hysteresis. This is because the emission time constant of slow traps is very long by definition. Moreover, in n-type Ga<sub>2</sub>O<sub>3</sub> only a few holes are available to recombine with the trapped electr1ns due to low minority carrier generation rate in wide bandgap materials. Therefore, both near-interface fast and slow traps respond to the first C-V sweep with 10-min stress in accumulation. However, the filled slow traps remain occupied after the first C-V sweep, and only fast traps can respond to the second C-V sweep without the additional stress. The hysteresis for C-V measurement with and without stress were both higher for the sample that did not have the UV-ozone treatment as depicted in **Figs. 3.10(a) and (b)** and reported in **Table 3.1**.



Figure 3.10 C-V sweeps of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with surface pretreatment of (a) only three cycles of HF (b) three cycles of UV-ozone and HF dip. The corresponding zoom-in C-V sweeps between -1 V and 2 V are depicted for (c) only three cycles of HF (d) three cycles of UV-ozone and HF dip, respectively. The red dotted and black solid lines represent C-V sweeps with and without electrical stress for 10 minutes at an accumulation field of 1 MV/cm.

Table 3.1 Summary of hysteresis with and without stress ( $\Delta V_{FB, w/stress}$  and  $\Delta V_{FB, w/o stress}$ ), calculated near-interface fast and slow traps ( $Q_{T, fast}$  and  $Q_{T, slow}$ ), and fixed charge density ( $Q_{F}$ ) for AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with surface treatment of only HF or UV-ozone and HF.

	$\Delta V_{FB, w/o stress} (V)$	$\Delta V_{FB, w/ stress}(V)$	$Q_{T, fast} (cm^{-2})$	$Q_{T, slow} (cm^{-2})$
HF	0.29	0.64	$4.2 \times 10^{11}$	5.1×10 <sup>11</sup>
HF+UV ozone	0.12	0.31	$1.9 \times 10^{11}$	3.0×10 <sup>11</sup>

The corresponding zoom-in C-V sweeps between -1 V and 2 V for AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with surface pretreatment of (a) only three cycles of HF (b) three cycles of UV-ozone and HF are shown in **Figs. 3.10(c)** and **3.10(d)**, respectively.

The hysteresis  $\Delta V_{FB}$  is defined to be the voltage shift between forward and reverse sweep at flatband capacitance ( $C_{FB}$ ).  $C_{FB}$  is [113]

$$C_{FB} = \frac{1}{\frac{t}{\epsilon_0 \epsilon_r} + \frac{L_D}{\epsilon_0 \epsilon_s}}$$
(3.3)

where *t* is the dielectric thickness, and  $\epsilon_0$ ,  $\epsilon_r$  are the vacuum permittivity and relative dielectric constant of AlSiO (measured to be 7.85), respectively.  $\epsilon_s$  is relative permittivity of Ga<sub>2</sub>O<sub>3</sub>.  $L_D$  is the Debye length, which could be obtained by the equation [113]

$$L_D = \sqrt{\frac{\epsilon_0 \epsilon_s kT}{N_d q^2}} \tag{3.4}$$

where *k* is Boltzmann constant, *T* is the measurement temperature,  $N_d$  is the doping of semiconductor (~ 6.5×10<sup>16</sup> cm<sup>-3</sup>), *q* is the electron charge. The density of near-interface traps close to the conduction band edge density Q<sub>T</sub> can then be calculated by [84]

$$\Delta V_{FB} == \frac{qQ_T}{c_{OX}} = \frac{qQ_T}{\epsilon_0 \epsilon_r} t$$
(3.5)

The calculated near-interface slow and fast trap density are summarized in **Table 3.1**. A combination of repeated UV-ozone and wet chemical treatment suppressed the fast and slow near-

interface traps significantly. This reduction in the density of near-interface traps suggests a cleaner surface with less defects due to the oxidation and removal of surface contaminants by a combination of UV-ozone and HF dip prior to the dielectric deposition [114]. Similar results were found previously on Ga-polar GaN high-electron mobility transistors (HEMT) with reduced current collapse by ozone oxidation and wet surface treatment before Si<sub>3</sub>N<sub>4</sub> passivation [115].

A series of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with 10 nm-, 20 nm- and 30 nm-thick AlSiO thicknesses were then fabricated in order to extract density of fixed charge, near-interface traps and density of interface states close to the conduction band edge, following the methodology in ref. [84]. A combination of UV-ozone followed by HF dip was employed as surface pretreatment prior to dielectric deposition for all these samples. The  $\Delta V_{FB}$  values and the linear fit are plotted in **Fig. 3.11(a)**. The fact that the linear fit passes through the origin confirms that the measured fast/slow traps are at or near the dielectric interface. The fast trap density was extracted to be  $2.18 \times 10^{11}$  cm<sup>-2</sup>, and the slow trap density excluding the contribution from fast traps was calculated



Figure 3.11 (a) Hysteresis  $\Delta V_{FB}$  with and without stress, and (b)  $V_{FB}$  as a function of AlSiO thickness measured on AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs.

to be  $2.73 \times 10^{11}$  cm<sup>-2</sup> from the fitting slope and using **Eq. (3.5)**. Assuming negligible charges in the dielectric, the flat band voltage is given by [116],

$$V_{FB} = -\frac{qQ_F}{\epsilon_0\epsilon_r}t + \Phi_{MS} \tag{3.6}$$

where  $V_{FB}$  is the flatband voltage,  $Q_F$  is the net charge at the AlSiO/Ga<sub>2</sub>O<sub>3</sub> interface,  $\Phi_{MS}$  is the work function difference between metal and semiconductor. From the V<sub>FB</sub>-thickness relationship shown in **Fig. 3.11(b)**, a net positive fixed interface charge of  $1.56 \times 10^{12}$  cm<sup>-2</sup> was extracted from the fitting slope using **Eq. (3.6**).

### 3.3.4 Interface States of AlSiO/Ga<sub>2</sub>O<sub>3</sub>

**Figs. 3.12(a)-(c)** shows the DUV-assisted C-V characteristics (left) and corresponding trap density ( $D_t$ ) as a function of energy (right) for the MOSCAPs with 10 nm-, 20 nm-, and 30 nm-thick AlSiO, respectively. In these figures, the ideal dark curve was shifted to match the capacitance value of the post-UV curve in the deep depletion regime. This shift is caused by captured and accumulated holes at the interface and bulk dielectric. The trap density ( $D_t$ ), which is a combination of interface states and dielectric bulk traps, was calculated

Average  $D_t$  for various thicknesses of AlSiO was calculated. Figure 3.12(d) shows the linear fit of average  $D_t$  as a function of AlSiO thickness. An average  $D_{it}$  of  $6.63 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> and  $n_{bulk}$  of  $4.65 \times 10^{17}$  cm<sup>-3</sup> eV<sup>-1</sup> were extracted from the y-intercept and slope of the linear fitting to Eq. (3.2), respectively. This interface state density is approximately half of the  $D_{it}$  value that was measured using the same technique on ALD Al<sub>2</sub>O<sub>3</sub> deposited on (001) Ga<sub>2</sub>O<sub>3</sub> MOSCAPs fabricated by our group [96]. It is worth noting that in deep UV-assisted C-V measurements, bulk hole traps can be ionized via (i) exciting electrons from the trap to the conduction band and (ii) by generated holes in Ga<sub>2</sub>O<sub>3</sub> tunneling and hopping through the traps.



Figure 3.12 The measured C-V curves (left) and corresponding D<sub>t</sub> profile (right) for (a) 10 nm-, (b) 20 nm-, and (c) 30 nm-thick AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. (d) The linear fit of average trap density as a function of AlSiO thickness. The y-axis intercept and slope correspond to the interface density (D<sub>it</sub>) of  $6.63 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> and the bulk trap density (n<sub>bulk</sub>) of  $4.65 \times 10^{17}$  cm<sup>-3</sup> eV<sup>-1</sup>.

### 3.3.5 Breakdown Voltage Comparison Between AlSiO and Al<sub>2</sub>O<sub>3</sub>

**Figure 3.13** compares the forward breakdown voltage (BV) characteristics of 30-nm AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with our previous studies on ALD Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub>(001) MOSCAPs [96]. The avalanche breakdown occurred at ~7.8 MV/cm for both AlSiO and Al<sub>2</sub>O<sub>3</sub> dielectrics. An operation range of ~3.7 MV/cm was achieved on AlSiO dielectric beyond which the leakage current was more than the detection limit current level (~  $5 \times 10^{-8}$  A/cm<sup>2</sup>). This value is larger than the corresponding value (~3.1 MV/cm) that was measured for the ALD-Al<sub>2</sub>O<sub>3</sub>. At electric fields



Figure 3.13 Forward-bias current-voltage characteristics of ALD-Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> and

above 4 MV/cm and below the BV, the AlSiO/ Ga<sub>2</sub>O<sub>3</sub> MOSCAP exhibited two orders of magnitude lower gate leakage than that of ALD-Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. This lower leakage current could be attributed to the higher conduction band offsets of AlSiO ( $\Delta E_C$  (AlSiO) = 1.9 eV,  $\Delta E_C$  (Al<sub>2</sub>O<sub>3</sub>) = 1.5 eV) [110], [111], reduced field-induced trap generation and possible reduction of electron hopping from the Ga<sub>2</sub>O<sub>3</sub> to the gate metal [109]. The promising results demonstrated in this paper show the potential for using AlSiO as high performance and more reliable gate dielectric for Ga<sub>2</sub>O<sub>3</sub>-based FETs.

### 3.3.6 Impact of Post-metallization Annealing

The impact of PMA on the forward operational reliability of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs was explored through step-stress C-V measurements, as depicted in **Fig. 3.14(a)-(c)** [117]. The AlSiO thickness was 30 nm for all the tested devices. First, the initial depletion-accumulation (D>A) C-V sweep was measured from -15 V to 2V and considered as a reference curve. Then the MOSCAP was stressed at a forward bias voltage for 10 seconds, and immediately swept backward from accumulation to depletion (A>D). The forward stress voltage was varied from 2 V to 15 V sequentially, which corresponds to electric fields from 0.67 MV/cm to 5 MV/cm. The electric field (E<sub>field</sub>) was calculated by gate bias divided by the dielectric thickness, assuming E<sub>field</sub> is uniform inside dielectric. Flat-band voltage was calculated at flat-band capacitance of each C-V sweep, following Jian *et al.* [118]. The hysteresis ( $\Delta V_{FB}$ ) is the flat-band voltage difference between each A>D curve and the reference D>A curve. The relationship between extracted  $\Delta V_{FB}$  and forward



Figure 3.14 Forward step-stress C-V profiles of 30 nm AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs: (a) notannealed, (b) annealed at 300 °C, and (c) annealed at 350 °C. The maximum accumulation voltage was increased for each sweep from 2V to 15V by a step voltage of 1 V. (d) Corresponding flat-band hysteresis  $\Delta V_{FB}$  versus applied forward stress for 10 seconds. The depletion-accumulation (D > A) C-V curve from 2V to -15V was identified as a reference for accumulation-depletion (A > D) C-V profiles and  $\Delta V_{FB}$  calculation.

stress voltage for five devices with and without PMA is shown in **Fig. 3.14(d)** statistically. No significant change of  $\Delta V_{FB}$  between not-annealed and annealed samples was observed. The  $\Delta V_{FB}$  increased with increasing the stress voltage on all three samples. Specifically, the  $\Delta V_{FB}$  increased slightly up to 2 V at the forward stress of 9 V (3 MV/cm). Beyond the critical stress of 3 MV/cm, the  $\Delta V_{FB}$  increased at a higher speed and reached to ~7V at a forward stress of 5 MV/cm. This trend of positive flat-band voltage shift suggests the existence of negative charge trapping in the dielectric dependent of the applied DC positive bias under accumulation region. Significant charge trapping occurring at high-field stress suggests electrons tunneling and hopping into the dielectric [119]. Note that the maximum stress field of 5 MV/cm in our study is approximately four times larger than that applied to the gate in vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Fin-FET on-state operation [43].

**Figure 3.15 (a)-(c)** shows typical reverse step-stress results for 30 nm AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. The reference A>D curve was swept from 5 V to -10 V. The following D>A C-V sweeps were taken after the gate bias was held at a negative depletion voltage for 3 minutes and then swept back to 5 V. The reason for non-uniform stress periods for forward and reverse bias is that the semiconductor shared the electric field partially when MOSCAP was biased at the reverse region, whereas, the dielectric withheld most of the electric field when the device was biased at the forward region. Therefore, the reverse bias has less stressing impact on the dielectric and the longer stress period was needed for reverse stability test to make the C-V flat-band voltage shifts more visible. The negative depletion bias was increased for each C-V sweep from -10V to -42 V by a step voltage of -2 V. The  $\Delta V_{FB}$  is the voltage difference between measured D>A curve and reference A>D curve. The extracted  $\Delta V_{FB}$  as a function of reverse stress voltage for five devices is illustrated in **Fig. 3.15(d)**. The hysteresis value reduced as annealing temperature increased. For the sample not-annealed or annealed at 350 °C, the  $\Delta V_{FB}$  was almost stable until the reverse voltage extended to ~-36 V and then the  $\Delta V_{FB}$  changed significantly with increasing the voltage stress. On the other hand, the C-V sweeps of sample with PMA at 300 °C were almost identical to each other and  $\Delta V_{FB}$  was stable until the reverse stress reached to -38V. Only slight increase in  $\Delta V_{FB}$ was observed at reverse stress of -40 V and -42 V. This behavior is probably attributed to the reduction of defects/mobile ions at the interface and dielectric due to PMA at 300 °C. It should be mentioned that the accumulation capacitance of samples treated with PMA at 300 °C and 350 °C



Figure 3.15 Reverse step-stress C-V profiles of 30 nm AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs: (a) notannealed, (b) annealed at 300 °C, and (c) annealed at 350 °C. The maximum depletion voltage was decreased for each sweep from -10V to -42V by a step voltage of -2 V. (d) Corresponding flat-band hysteresis  $\Delta V_{FB}$  versus applied reverse stress for 3 minutes. The accumulation-depletion (A > D) C-V curve from 5V to -10V was identified as a reference for depletion-accumulation (A > D) C-V profiles and  $\Delta V_{FB}$  calculation.

decreased from 265 nF/cm<sup>2</sup> (not-annealed) to 261 nF/cm<sup>2</sup> and 245 nF/cm<sup>2</sup>, respectively. This decrease in accumulation capacitance can be explained by a dielectric degradation with lower dielectric constant probably due to the gate metal (Cr/Ti/Au) diffusion into dielectric during PMA at higher temperature [120]–[122].

To further explore the impact of PMA on the interface states near the conduction band edge, two C-V dual sweeps were conducted. In the first C-V sweep, the gate voltage was biased from depletion to accumulation, then held at accumulation for a 10 min stress prior to sweeping back to depletion. Since the first C-V sweep contains a stress, the measured hysteresis is associated with the behavior of both the slow and fast trap near the conduction band edge [109]. Next, another dual C-V sweep was performed without an electrical stress; the gate voltage was swept from depletion to accumulation and then immediately back to depletion, in which the slow traps were maintained occupied and only fast traps could respond.  $\Delta V_{FB}$  extracted from the C-V measurements and calculated near-interface fast and slow traps are depicted in **Table. 3.2** for 30 nm AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. Annealing at 300 °C and 350 °C decreased both hysteresis values with and without electrical stress. Compared to sample without PMA treatment, the density of fast and slow traps was reduced by 68% and 6.7% for the sample with PMA at 300 °C. This decrease in the density of near-interface traps suggests that annealing reduced the interface defects or dangling bonds similar to our previously report on hysteresis reduction at the interface between

Table 3.2 Summary of hysteresis with and without stress ( $\Delta V_{FB, w/stress}$  and  $\Delta V_{FB, w/o stress}$ ), calculated near-interface fast and slow traps ( $Q_{T, fast}$  and  $Q_{T, slow}$ ) for not-annealed, annealed at 300 °C and 350 °C AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. The AlSiO thicknesses were 30 nm.

	$\Delta V_{FB, w/o stress} (V)$	$\Delta V_{FB, w/ stress}(V)$	$Q_{T, fast} (cm^{-2})$	$Q_{T, slow} (cm^{-2})$
Not-annealed	0.12	0.31	$1.9 \times 10^{11}$	3.0×10 <sup>11</sup>
Annealed at 300 °C	0.05	0.23	$5.6 \times 10^{10}$	$2.8 \times 10^{11}$
Annealed at 350 °C	0.06	0.26	$7.5 \times 10^{10}$	$3.1 \times 10^{11}$

Al<sub>2</sub>O<sub>3</sub> and (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [96]. It is noted that PMA at higher temperature of 350 °C resulted in less reduction in the density of near-interface fast traps and slight increase in slow traps with respect to PMA at 300 °C.

**Figure 3.16(a)** depicts the D<sub>t</sub> as a function of energy for samples with and without PMA measured via deep UV assisted C-V methodology. **Figure 3.16(b)** shows the calculated average D<sub>t</sub> statistics for samples with and without PMA. The average D<sub>t</sub> was calculated for energy below  $E_{C}$ -0.15 eV, where the depletion capacitance dominates. The results show that, PMA at 300 °C reduced the density of traps occupying energy levels over the range of 0.15-1.5 eV away from the Ga<sub>2</sub>O<sub>3</sub> conduction band. The average D<sub>t</sub> for sample with PMA at 300 °C was calculated to be  $3.06 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup>, which was smaller than the average D<sub>t</sub> of  $3.56 \times 10^{12}$  cm<sup>-2</sup> eV<sup>-1</sup> calculated for not-annealed samples. PMA at 350 °C was found to increase the density of traps, which suggests a slightly degraded AlSiO/Ga<sub>2</sub>O<sub>3</sub> interface and bulk dielectric.

Next, a series of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with 10 nm-, 20 nm- and 30 nm-thick AlSiO thicknesses were annealed at 300 °C to characterize the interface states and bulk traps by deep



Figure 3.16 Total traps (D<sub>t</sub>) as the function of energy and (b) average D<sub>t</sub> for not-annealed, annealed at 300 °C and 350 °C AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. The AlSiO thicknesses were 30 nm for all the samples.



Figure 3.17 The linear fit of average trap density as a function of AlSiO thickness. The y-axis intercept and slope correspond to the interface density ( $D_{it}$ ) of 5.4 ×10<sup>11</sup> cm<sup>-2</sup> eV<sup>-1</sup> and the bulk trap density ( $n_{bulk}$ ) of 4.3×10<sup>17</sup> cm<sup>-3</sup> eV<sup>-1</sup>.

UV assisted C-V method. Further details about this methodology and physical analytical model can be found in Ref. [84]. **Figure 3.17** shows the linear fit of average D<sub>t</sub> as a function of AlSiO thickness. The D<sub>it</sub> of  $5.4 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> and n<sub>bulk</sub> of  $4.3 \times 10^{17}$  cm<sup>-3</sup> eV<sup>-1</sup> were extracted from the yintercept and slope of the linear fit, respectively. Both interface state density and bulk traps are smaller than that was measured on AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs without annealing, with corresponding D<sub>it</sub> and n<sub>bulk</sub> of  $6.63 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> and  $4.65 \times 10^{17}$  cm<sup>-3</sup> eV<sup>-1</sup>, respectively [96].

**Figure 3.18** compares the forward I-V characteristics of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with or without PMA treatment. The I-V characteristics presents two distinguishable regions: region I of low-leakage operation identified by the leakage current below the detection limit current level (~ $5\times10^{-8}$  A/cm<sup>2</sup>); and region II in which the gate leakage increases significantly until the gate bias approaches the avalanche breakdown. AlSiO with PMA at 300 °C extended the region of low-leakage operation from 0-3.7 MV/cm to 0-4 MV/cm compared with AlSiO not-annealed samples. In addition, the average breakdown field strength was measured to be 8.2 MV/cm at average



Figure 3.18 Forward leakage characteristics of AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs with and without PMA. Annealing extended the region of low-leakage operation from 0-3.7 MV/cm to 0-4 MV/cm in the forward bias region.

leakage current of  $1 \times 10^{-3}$  A/cm<sup>2</sup> for AlSiO with PMA at 300 °C, which is higher than that of the underlying Ga<sub>2</sub>O<sub>3</sub> and preferable for high power applications. No distinct improvement in low-leakage operation and breakdown strength were observed on sample with PMA at 350 °C. The results of lower-leakage operation and improved breakdown strength for AlSiO/Ga<sub>2</sub>O<sub>3</sub> treated with PMA at 300 °C suggest a more reliable bulk dielectric with improved interface.

# 3.4 Summary

In summary, we studied the bulk quality and interfacial quality of two dielectrics, Al2O3 and AlSiO on Ga<sub>2</sub>O<sub>3</sub>. The interface state density ( $D_{it}$ ) and bulk trap density ( $n_{bulk}$ ) are extracted from fabricated MOSCAPs using deep UV-assisted capacitance-voltage method and an improved physical analytical model. The effects of the atomic layer deposition (ALD) deposition temperature and post-deposition annealing (PDA) condition are also studied for Al<sub>2</sub>O<sub>3</sub>. Increasing the deposition temperature and PDA at 500°C in O<sub>2</sub> seems to be an effective way to improve the

forward breakdown voltage (BV) and suppress capacitance-voltage hysteresis in  $Al_2O_3/\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) MOSCAPs.

Additionally, negligible C-V hysteresis was achieved by a surface pretreatment that included three cycles of UV-ozone followed by an HF dip. Using deep UV assisted C-V method, an average interface state density of  $6.63 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> and a hole trap density in the bulk AlSiO of  $4.65 \times 10^{17}$  cm<sup>-3</sup> eV<sup>-1</sup> were quantified, which is half of that measured on ALD Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. Moreover, MOCVD AlSiO demonstrated more effective suppression of leakage current compared with ALD Al<sub>2</sub>O<sub>3</sub> before avalanche breakdown occurred. We also studied the impact of post-metallization annealing on the operational reliability of MOCVD-grown AlSiO/β-Ga<sub>2</sub>O<sub>3</sub>(001) MOSCAPs. No significant change was observed between the sample with and without PMA treatment in forward C-V step-stress measurements. A distinct improvement in reverse operational stability (test reverse stress from -10 to -42 V) was measured on AlSiO treated with PMA at 300 °C. The low gate leakage region was extended from 3.7 MV/cm to 4 MV/cm and the breakdown strength was enhanced from 7.8 MV/cm to 8.2 MV/cm for AlSiO/β-Ga<sub>2</sub>O<sub>3</sub> MOSCAPs treated with PMA at 300 °C compared with not-annealed samples. Reliable step-stress C-V performance, negligible hysteresis and reduced interfacial and bulk trap density achieved in this work demonstrate promising results for the improvements of MOS-based Ga<sub>2</sub>O<sub>3</sub> devices. Switching Performance Analysis of Ga<sub>2</sub>O<sub>3</sub> Vertical Power FinFETs.

### Chapter 4 Switching Performance Analysis of Ga<sub>2</sub>O<sub>3</sub> Vertical Power FinFETs

## **4.1 Introduction**

# 4.1.1 Switches for DC Converter

Non-resistive components are preferred in converter circuits to avoid power loss to improve efficiency. As shown in **Fig. 4.1(a)**, a simplified circuit with a lossless single-pole doublethrow (SPDT) switch that can act as a simplified DC-DC converter. When the switch is in position 1, the switch output voltage  $v_s(t)$  is equal to the converter input voltage  $V_{in}$ . When the switch is in position 2, and the switch output voltage  $v_o(t)$  is equal to zero. The switch position is varied periodically with frequency  $f_s$  and duty cycle D and the waveform of switch output voltage is illustrated in **Fig. 4.1(b**).  $v_s(t)$  is a rectangular waveform having period  $T_s = 1/f_s$ . The duty cycle D is defined as the fraction of period in which the switch is in position 1. In light of the Fourier analysis, the DC component of a periodic waveform is equal to its average value. Hence, the DC component of  $v_s(t)$  is

$$V_{s} = \frac{1}{T_{s}} \int_{0}^{T_{s}} v_{s}(t) dt = DV_{in}$$
(4.1)

As a result, the input voltage is converted into a different output voltage which can be varied by changing the duty cycle D. Moreover, the power dissipated by the switch during the voltage conversion is ideally zero. When the switch is in position-1, the voltage across it is zero and hence the power dissipation is zero. When the switch is in position-2, then the current through the switch is zero and the power dissipation is zero. So this SPDT switch resulted in lossless DC-DC

conversion. In addition to the desired DC component  $V_s$ , the switch output voltage  $v_s(t)$  also contains high-order harmonics. In most applications such as DC converter, these harmonics should be removed. Therefore, a low-pass filter that passes DC and low-frequency signals and block high-frequency signals can be added to the circuit. **Figure 4.2** illustrates a schematic of a DC buck converter, which provides an output that is a step down from the input voltage. In the



Figure 4.1 (a) Simplified circuit with single-pole double-throw (SPDT) switch that can change the DC component of the voltage. (b) Switch output voltage waveform  $v_s(t)$ .



Figure 4.2 A schematic of DC buck-converter. The non-resistive components enclosed by the dashed line have negligible power loss in the circuit.

circuit, the SPDT switch is realized by a switched-mode semiconductor MOSFET. A second-order L-C low-pass filter is utilized to remove the harmonics of the switch output voltage. If the filter resonant frequency  $f_0$  is sufficiently less than the switching frequency  $f_s$  of the transistor, then the filter can pass only the DC component of  $v_s(t)$ . Moreover, since the circuit only contains the switch, inductor, and capacitor, the efficiency of this DC converter can approach 100%. In other words,  $V_o \times I_o = V_{in} \times I_{in}$ . In practice, a feedback-loop control system is also used to regulate the output voltage.

### 4.1.2 Switching Process for Unipolar Devices

Figure 4.3 shows the turn-on process of power transistor during the power conversion. When the device is in OFF-state, before the gate bias is applied, current only flows through the inductive load and a free-wheeling diode circuit loop. The gate-to-source capacitance  $C_{GS}$  is

discharged (0 V). The entire output voltage drops on the switch. Both gate-to-drain and drain-tosource capacitances  $C_{GD}$  and  $C_{DS}$  are charged (3.5 kV). When a positive gate bias is applied, gate



Figure 4.3 Illustration of turn-on switching transient of a semiconductor power transistor.

current  $I_G$  begins to charge the  $C_{GS}$ , as shown in the turn-on stage I in Figure 4.3 (b). There is a delay time until  $V_{GS}$  reaches the threshold voltage  $V_{th}$ . During this time, the channel remains off, and no current is allowed flowing through the transistor. In turn-on stage II (Fig. 4.3(c)), when the  $V_{GS}$  reaches the threshold voltage, the channel is conductive. Nevertheless, only a small part of the load current passes through the switch, which is limited by the carrier density and conductivity of the channel. The rest of the load current still flows through the free-wheeling diode, making the diode forward biased and drain-bias of the transistor is maintained high ( $v_D(t) = V_{DD}$ ). As the  $V_{GS}$ further increases, the channel in the device is more conductive, all the load current flows mainly through the power transistor instead of the free-wheeling diode. At this time, the gate voltage reaches Miller Plateau, in which the channel current begins to discharge the  $C_{GD}$  and  $C_{DS}$ . As a result,  $V_{GD}$  and  $V_{DS}$  both decrease. This is labeled as turn-on stage III, as shown in Fig. 4.3 (d). In turn-on stage IV (Fig. 4.3 (e)), the  $C_{GS}$  is continued to be charged and the  $V_{GS}$  further increases until it reaches the  $V_{GS,on}$ . Then the transistor is in ON-state (Fig. 4.3 (f)). The output capacitances  $C_{GD}$  and  $C_{DS}$  are fully discharged. The current flowing through the transistor equals to the load current, and the voltage across the transistor is the  $V_{DS,on}$ .

The waveforms of gate voltage  $v_{GS}$ , drain current  $i_{DS}$  and voltage  $V_D$ , and power loss  $p_D$  are depicted in **Fig. 4.4(a)**. Similarly, the turn-off process is the reverse of turn-on process, as shown in **Fig. 4.4(b)** [5]. Once gate is discharged and reaches the Miller gate plateau voltage, the current across the switch remains constant. When the channel current starts dropping, the excess current begins to charge the two capacitors:  $C_{GD}$  and  $C_{DS}$ , presented by a  $V_D$  rise from  $V_{DS,on}$  up to  $V_{DD}$  in the Miller Plateau in **Fig. 4.4(b)** [5]. After the drain is fully charged, the load current decreases to zero and channel is turned off.  $V_{GS}$  then continues to decrease and reaches 0V. The total fall time consists of Miller Plateau time and the time in which load current reaches zero. The



Figure 4.4 Waveforms for the power transistor during (a) turn-on and (b) turn-off process [5]. Miller Plateau is the major component of switching time and, therefore, contributes to the majority of switching loss [3].

# 4.1.3 Vertical Power FinFETs

The vertical FinFET structure was first demonstrated in GaAs material system for RF applications by Mishra et al [123], [124]. Then the vertical GaN power FinFET with submicron fin width was demonstrated in 2017 [125]. 1.2 kV vertical GaN power FinFETs were fabricated shortly after the first demonstration by the same group, with a record BFOM of 1440 MW/cm<sup>2</sup> and a switching FOM comparable to the state-of-the-art commercial 0.9-1.2 kV Si and SiC power transistors [126], [127]. **Figure 4.5** demonstrates the device structure of vertical GaN power FinFET [128]. It consisted of submicron fin-shaped channels to provide superior gate control and high channel density when compared with other the vertical devices such as trench MOSFETs or



Figure 4.5 (a) Cross-sectional and (b) side-view three-dimensional schematics of vertical GaN power FinFETs [128].

CAVETs. Additionally, this fin channel enables e-mode operation by scaling off fin width and depleting the channel bi-directionally from sidewalls. In addition to the e-mode operation, another major advantage of this FinFET is that it only needs n-type semiconductor layers and does not require epitaxial regrowth, which allows the elimination of reverse recovery and power loss from body diode [5]. It also makes power FinFET structure attractive especially for semiconductors where selective-area doping is difficult (such as GaN) and one specific type of doping is not available (for p-type doping Ga<sub>2</sub>O<sub>3</sub> and for n-type doping diamond) [10], [129], [130].

More recently, a similar structure was adopted in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> material system [131]. Record breakdown voltage over 2.6 kV was demonstrated on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FinFETs with BFOM of 280 MW/cm<sup>2</sup> [43]. Despite rapid progress in Ga<sub>2</sub>O<sub>3</sub> material and device technology, in which key static parameters, e.g. threshold voltage ( $V_{th}$ ), on-resistance ( $R_{ON}$ ), leakage and *BV* have been studied in vertical power FinFETs, there is still a lack of knowledge on the switching performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based FinFETs and the extent to which various factors, such as electron mobility in the fin and the drift region, substrate thickness, and design parameters, can affect the switching performance and energy loss of these devices.

The highest electron mobility demonstrated in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, so far, is ~180 cm<sup>2</sup>/Vs for carrier density of  $2.5 \times 10^{16}$  cm<sup>-3</sup> in films grown by metal organic chemical vapor deposition (MOCVD) [132]. This is higher than what has been achieved in halide vapor phase epitaxy (HVPE) grown epi-structure (130 cm<sup>2</sup>/Vs for a carrier density of  $5 \times 10^{16}$  cm<sup>-3</sup>) [133]. Regardless, the electron mobility in the bulk fin is typically much lower ( $\sim 30 \text{ cm}^2/\text{Vs}$ ) due to dry etch damage and sidewall depletion [134]. The electron mobility in the fin can, however, be significantly improved using techniques such as acid treatment [65] or sidewall regrowth [135]. Substrate resistance is another factor that adds to the device on-resistance. Currently, commercially available n-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates are ~600  $\mu$ m thick with an electron density and mobility of ~3×10<sup>18</sup> cm<sup>-3</sup> and ~20 cm<sup>2</sup>/ Vs, respectively [136], [137]. It is therefore of great importance to fully understand the impact of MOS channel, bulk fin and drift region mobilities and substrate thickness on the device characteristics and switching performance to better gauge the full potential of Ga<sub>2</sub>O<sub>3</sub> FinFETs. Additionally, in a FinFET structure, the planar areas between fins add significantly to the off-state junction capacitances. It is, therefore, important to understand how the fin width/pitch size ratio affects the switching performance of these devices.

### 4.2 Device Design and TCAD Simulation

As following, ATLAS simulation platform was utilized for DC simulations and CV analysis of Ga<sub>2</sub>O<sub>3</sub> FinFETs. We first compared the peak electric field and off-state capacitances in FinFETs with three different structures: (i) 30 nm-thick Al<sub>2</sub>O<sub>3</sub> in the planar regions and partially-filled (PF) inter-fin areas and (ii) 130 nm-thick Al<sub>2</sub>O<sub>3</sub> in the planar regions and PF inter-fin areas and (iii) 130 nm-thick Al<sub>2</sub>O<sub>3</sub> in the planar regions and planar regions and PF inter-fin areas. A double-

pulse test circuit was then employed for switching analysis via TCAD device-circuit-integrated model [138]. Here, for the first time, the impact of electron mobility in the fin and drift region, substrate thickness and fin width/pitch size ratio on the off-state capacitances and switching performance were studied.



Figure 4.6 Schematic cross-section of  $Ga_2O_3$  power FinFET with (a) partially-filled inter-fin, (b) fully-filled inter-fin and thicker dielectric layer in the inter-fin areas. Main capacitances and resistances in each structure are illustrated in (c) and (d). The fin and drift regions were kept identical for both structures with fin width of 100 nm, fin height of 700 nm and drift region thickness of 10  $\mu$ m. The 'ver', 'lat' and 'ox' represent 'vertical', 'lateral' and 'oxide', respectively.

**Figure 4.6(a)** shows the schematic of the first experimentally demonstrated E-mode  $Ga_2O_3$  FinFET which has a 30 nm-thick  $Al_2O_3$  as the gate insulator on the sidewalls and in the inter-fin areas and a partially filling (PF) SiO<sub>2</sub> spacer [139]. A new design is proposed here (shown in **Fig. 4.6(b)**), inspired by an earlier work on GaN power FinFETs [140], [141], with the inter-fin region fully filled (FF) by SiO<sub>2</sub>, a planar source contact, and a 130 nm-thick  $Al_2O_3$  gate insulator in the inter-fin areas. This new design with low-k dielectric full-filling (FF) the inter-fin areas can be fabricated utilizing plasma enhanced chemical vapor deposition (PECVD) or solution-based technique [142]. The thicker  $Al_2O_3$  in the inter-fin area can be achieved by two separate atomic layer depositions (ALD) of  $Al_2O_3$  as well as planarization technique as the following: First, 100 nm-thick ALD  $Al_2O_3$  can be deposited uniformly. Then, a SiO<sub>2</sub> or photoresist planarization process can be performed to selectively etch away the  $Al_2O_3$  on the sidewall and on top of the n+  $Ga_2O_3$  source and fin sidewalls using TMAH, in which the etch of  $Al_2O_3$  with regard to SiO<sub>2</sub> is very selective. After SiO<sub>2</sub> removal, 30nm-thick  $Al_2O_3$  layer cab be



Figure 4.7 Comparison of I-V output characteristics of the simulated and fabricated Ga<sub>2</sub>O<sub>3</sub> power FinFETs. [139] Copyright 2018 IEEE.

Parameters	Values
Average fin electron mobility (cm <sup>2</sup> /Vs)	2
Drift region mobility (cm <sup>2</sup> /Vs)	33
Bulk Ga <sub>2</sub> O <sub>3</sub> electron mobility (cm <sup>2</sup> /Vs)	20
Fin width (nm)	330
Fin height (nm)	770
n+ cap thickness (nm)	50
Drift region thickness (µm)	10
Bulk substrate thickness (µm)	600
Doping density (cm <sup>-3</sup> )	$1.2 \times 10^{16}$

Table 4.1 Parameters used in the simulation calibration.

deposited by ALD to achieve 130 nm-thick and 30nm-thick Al<sub>2</sub>O<sub>3</sub> in the inter-fin area and sidewalls, respectively.

The 2-D TCAD simulations described in this paper were performed using the Silvaco ATLAS simulator. The device physical models were established and calibrated based on experimental data in Ref [139]. A good agreement between experimental data and simulated results was achieved as shown in **Fig. 4.7**. The TCAD model was developed using the parameters depicted in **Table 4.1**, as given in Ref. [139]. The carrier continuity equations and Poisson equations were solved self-consistently, considering carrier generation, drift-diffusion, electron saturation velocity, and complete dopant ionization. In order to simplify the simulation, no thermal models were implemented, as the simulation of electro-thermal effect needs additional

Parameters	Values
Average fin electron mobility (cm <sup>2</sup> /Vs)	30
Drift region mobility (cm <sup>2</sup> /Vs)	130
Bulk Ga <sub>2</sub> O <sub>3</sub> electron mobility (cm <sup>2</sup> /Vs)	20
Fin width (nm)	100
Fin height (nm)	700
Drift region thickness (µm)	10
Bulk substrate thickness (µm)	600
Doping density (cm <sup>-3</sup> )	5×10 <sup>16</sup>

Table 4.2 Parameters used in the PF and FF FinFET simulation.

consideration of heat dissipation regions and 3-D device periphery geometries. A lower current is expected under a high voltage bias when self-heating effect is included; known as current collapse effect. PF and FF FinFETs were simulated assuming parameters shown in **Table 4.2**. Since the fin and drift regions of FF-FinFET were kept identical to PF-FinFET, both devices resulted in a nearly identical on-state DC characteristics such as threshold voltage ( $V_T$ ) and on-resistance ( $R_{ON}$ ).

# 4.2.1 Electric Field and Breakdown Voltage

**Fig. 4.8(a)** shows the simulated contour of electric field in  $Ga_2O_3$  power FinFETs at drain voltage (V<sub>D</sub>) of 3.5 kV in the off-state and **Fig. 4.8(b)** shows the corresponding electric field along a horizontal cutline across the fin bottom. The simulated devices include the PF-FinFET with



Figure 4.8 (a) Simulated contour of electric field in PF-30 (top), PF-130 (middle) and FF-130 (bottom)  $Ga_2O_3$  power FinFET at drain voltage (V<sub>D</sub>) of 3.5 kV; (b) Simulated electric field along a horizontal cutline across the fin bottom PF-30 (top), PF-130 (middle) and FF-130 (bottom)  $Ga_2O_3$  power FinFETs.

 $Al_2O_3$  gate insulator thicknesses of 30 nm and 130 nm, named as the PF-30 and PF-130, respectively; the FF-FinFET with 130 nm-thick  $Al_2O_3$  layer in the inter-fin areas, named as FF-130. A thicker  $Al_2O_3$  in the inter-fin areas in both PF-130 and FF-130 devices was found to reduce the voltage held in the  $Ga_2O_3$  and consequently reduce peak electric field in the  $Ga_2O_3$  under the off-state operation. The maximum electric field at the corner of fin was reduced from 8.6 MV/cm in the PF-FinFET with 30nm-thick  $Al_2O_3$  to 7.6 MV/cm in the PF- and FF-FinFETs with 130 nm-thick  $Al_2O_3$ . Given the critical electric field of  $Ga_2O_3$  is around 8 MV/cm, the PF-30 FinFET is expected to breakdown at  $V_D$  less than 3.5 kV, whereas the peak electric field in the PF-130 and FF-130 FinFET remains under the critical breakdown field at this voltage.

#### 4.2.2 Junction Capacitances

The junction capacitances were also compared for these three different structures to study the impact of thicker Al<sub>2</sub>O<sub>3</sub> layer in the inter-fin areas and FF-structure simultaneously. **Fig. 4.9(a)** depicts gate-to-source capacitance (C<sub>GS</sub>) as a function of gate voltage (V<sub>G</sub>) at zero drain voltage. C<sub>GS</sub> plays a vital role as part of the input capacitance during device switching. C<sub>GS</sub> in the device structure has components in both the inter-fin region and fin channel region (**Figs. 4.6(c) and (d)**). The latter one depends on V<sub>G</sub> while the former is only a parasitic component independent of V<sub>G</sub>. In the off-state, C<sub>GS</sub> is dominated by capacitance in the inter-fin region; whereas in the on-state, it depends on both inter-fin region and accumulated electrons formed in the fin region. In both cases, a lower C<sub>GS</sub> was observed in the FF-130 FinFET compared to the PF-130 and PF-30 FinFETs. When device is turned on, the PF-130 shows smaller gate-source capacitance compared with the PF-30 due to a thicker Al<sub>2</sub>O<sub>3</sub> dielectric in the corner of the fin. We also studied the off-state C<sub>GS</sub>, gate-drain (C<sub>GD</sub>) and drain-source (C<sub>DS</sub>) junction capacitances in these three structures. Fully filling the inter-fin area by SiO<sub>2</sub> reduced C<sub>GS</sub> (**Fig. 4.9(b**)). C<sub>GD</sub> remained almost unaltered by either FF-structure or  $Al_2O_3$  thickness in the inter-fin region (**Fig. 4.9(c)**).  $C_{DS}$  was nearly negligible in all device structures due to the screening effect of gate metal (**Fig. 4.9(d)**). Nevertheless, increasing the  $Al_2O_3$  thickness slightly decreased  $C_{DS}$ . Since FF-130 FinFET structure showed larger breakdown voltage and smaller junction capacitances, we focused on this structure for the rest of the studies presented here.



Figure 4.9 (a) Gate-source capacitance ( $C_{GS}$ ) as a function of gate voltage at zero drain voltage; (b) Off-state gate-source capacitance ( $C_{GS}$ ), (c) gate-drain capacitance ( $C_{GD}$ ), and (d) drain-source capacitance ( $C_{DS}$ ) as a function of drain voltage at zero gate voltage for PF-30 (black solid line), PF-130 (blue dotted line) and FF-130 (red dash-dotted line) Ga<sub>2</sub>O<sub>3</sub> power FinFETs.

### **4.3 Single-Fin Analysis**

To study the impact of electron mobility and substrate thickness on the switching performance of FF FinFETs, we simulated a single-fin structure shown in **Fig. 4.6(b)**. Four devices were studied; For device A, substrate thickness (T<sub>sub</sub>), and electron mobility in the drift region ( $\mu_{drift}$ ), were assumed to be 600  $\mu$ m, and 130 cm<sup>2</sup>/Vs [133]. Electron mobility in the bulk fin ( $\mu_{fin}$ ) and in the MOS channel ( $\mu_{MOS}$ ) adjacent to the sidewall were set to 30 cm<sup>2</sup>/Vs [139] and 2 cm<sup>2</sup>/V, respectively. This was to study the impact of sidewall roughness caused by etch damages during the device processing and the interface states at the Ga<sub>2</sub>O<sub>3</sub>/dielectric interface leading to lower electron mobility [134], [143]. In this case, the majority of the current flows through the bulk fin channel. In comparison, the MOS channel and bulk fin mobilities were both set to 30 cm<sup>2</sup>/Vs in device B. Detailed discussion on on-resistance and mobility analysis of vertical power FinFET can be found in Ref. [143]. In device C, electron mobilities in MOS channel, bulk fin and the drift region were all assumed to be 180 cm<sup>2</sup>/Vs which is the highest room-temperature mobility demonstrated for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [132] with the assumption that the device design and processing are improved to eliminate the detrimental impact of dry etching on electron mobility in the channel. As above-mentioned, the electron mobility in the fin can be significantly improved using techniques such as acid treatment, annealing [65] or sidewall regrowth [135]. For device D,  $T_{sub}$ was reduced to 100  $\mu$ m, while the electron mobility was kept the same as in device C. Substrate thinning is expected to also reduce the self-heating effects although not studied in this work. Table 4.3 summarizes the parameters that were assumed in our simulations. A dielectric interface trap density ( $D_{it}$ ) of  $1.5 \times 10^{12}$  cm<sup>-2</sup> was assumed in all the presented calculations.

Parameters		Values		
	А	В	С	D
MOS channel mobility	2	30	18	18
			0	0
Bulk fin mobility (cm <sup>2</sup> /Vs)	30	30	18	18
-			0	0
Drift region mobility	13	13	18	18
$(cm^2/Vs)$	0	0	0	0
Bulk Ga <sub>2</sub> O <sub>3</sub> electron	20			
mobility (cm <sup>2</sup> /Vs)				
Fin width (nm)	100			
Fin height (nm)	700			
Drift region thickness (µm)	10			
Bulk substrate thickness	60	60	60	10
(μm)	0	0	0	0
Doping density $(cm^{-3})$	$5 \times 10^{16}$			

Table 4.3 Parameters of devices used in single-fin analysis.



Figure 4.10 (a) Transfer and (b) output I-V characteristics in Device A:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 130 \ cm^2/Vs$ ,  $\mu_{fin} = 30 \ cm^2/Vs$ ,  $\mu_{MOS} = 2 \ cm^2/Vs$ , Device B:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 130 \ cm^2/Vs$ ,  $\mu_{fin} = 30 \ cm^2/Vs$ ,  $\mu_{MOS} = 30 \ cm^2/Vs$ , Device C:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ , and Device D:  $T_{sub} = 100 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ . The gate voltage (V<sub>G</sub>) in Fig. 5(b) was swept from 0.5 V to 2V with a step of 0.25 V.

The transfer and output I-V characteristics are depicted in **Fig. 4.10**. These calculations suggest that increasing the mobilities, even to a maximum value demonstrated in Ga<sub>2</sub>O<sub>3</sub>, does not significantly improve the DC characteristic of Ga<sub>2</sub>O<sub>3</sub> FinFETs. This is because the maximum

electron mobility in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (180 cm<sup>2</sup>/Vs) is much lower than what can be achieved in the drift region in other wide bandgap semiconductors such as GaN or SiC (~1000 cm<sup>2</sup>/Vs). On the other hand, thinning the substrate in device D resulted in three times larger current density than that in device A, B or C at V<sub>G</sub> of 3V. Additionally, a lower knee voltage in device D can be explained by the reduced substrate resistance, and consequently, a larger portion of the applied voltage being held in the drift region rather than the substrate.

**Table 4.4** shows a comparison of specific on-resistance ( $R_{ON}$ ,sp) in the three abovementioned devices.  $R_{ON}$ ,sp was calculated by normalizing to the device cell.  $R_{ON}$ ,sp was reduced only 36.8% by increasing the electron mobility in the bulk fin, channel and the drift region to 180 cm<sup>2</sup>/Vs. However,  $R_{ON}$ ,sp reduced 75.8% by reducing the substrate thickness from 600 µm to 100 µm. These calculations indicate that a thick  $Ga_2O_3$  substrate is not only undesirable because of its low thermal conductivity, but also because it adds significantly to the  $R_{ON}$  due to the low electron mobility (20 cm<sup>2</sup>/Vs) in the substrate.

Table 4.4 Comparison of specific on-resistance (R<sub>ON,sp</sub>) in Device A:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 130 \ cm^2/Vs$ ,  $\mu_{fin} = 30 \ cm^2/Vs$ ,  $\mu_{MOS} = 2 \ cm^2/Vs$ , Device B:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 130 \ cm^2/Vs$ ,  $\mu_{fin} = 30 \ cm^2/Vs$ ,  $\mu_{MOS} = 30 \ cm^2/Vs$ , Device C:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ , and Device D:  $T_{sub} = 100 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ ,  $\mu_{MOS} = 180 \ cm^2/Vs$ .  $R_{ON}$ , sp is normalized to the device cell.

	Device	Device	Device	Device
	А	В	С	D
R <sub>ON,sp</sub>	10.08	8.89	6.37	1.54
$(m\Omega \cdot cm^2)$				

A 3.5 kV, 20 A double-pulse test circuit was implemented via Silvaco TCAD simulation framework to study the switching performance of these devices (**Fig. 4.11(a**)). The Silvaco ATLAS device model was incorporated in the SPICE circuit by mixed-mode analysis. Using this hybrid model, one can start with a two-dimensional (2D) drift-diffusion model of the device and build all the way up to its circuit implementation to evaluate its switching performance. To expedite the simulations, the load was modelled as a current source and an ideal freewheeling



Figure 4.11 (a) The schematic of double-pulse circuit implemented in the mixed-mode TCAD simulation. Simulated (b) turn-off and (c) turn-on waveforms in Device A, B, C and D.

diode was implemented in the circuit following Ref [144]. The gate resistance ( $R_G$ ) was set at 1.5  $\Omega$  for all the simulations. The gate driver turn-on and turn-off signal level were set at 3 V and 0 V, respectively.

**Fig. 4.11(b)** shows the switching waveforms during the turn-off transient. In device A, the fall time ( $t_f$ ) is 184.7 ns, and the turn-off  $\Delta v/\Delta t$  is 18.95 kV/µs. The total gate charge is 2.02 µC, including a Q<sub>GD</sub> of 1.99 µC. In device D, the fall time ( $t_f$ ) is 33.8 ns, and the turn-off  $\Delta v/\Delta t$  is 103.6 kV/µs. The total gate charge was 367 nC, including a Q<sub>GD</sub> of 362.3 nC. The reduced Miller plateau time and its corresponding fall time in device C are attributed to a reduced C<sub>GD</sub> (t=C<sub>GD</sub>×V<sub>D</sub>/i<sub>G</sub>) in this device due to higher electron mobility in the fin and drift regions and lower series resistances because of the thinner substrate. A comparison between fall times in device A, B, C and D shows that substrate thinning is important to reduce the switching time. These steps occur in reverse during the device turn-on process. The turn-on switching waveforms of these three devices are shown in **Fig. 6(c)**. Device D had a total rise time of 95 ns, which is 82.9% lower than that in device A.

**Figure 4.12** depicts the key switching metrics, including fall time (t<sub>F</sub>), rise time (t<sub>R</sub>), turnoff energy loss (E<sub>F</sub>) and turn-on energy loss (E<sub>R</sub>), as well as gate-drain charge (Q<sub>GD</sub>). The switching frequency was 10 kHz for calculation of energy loss. Device D with 100 µm-thick substrate and ideal drift region and fin mobilities of 180 cm<sup>2</sup>/Vs showed 82.6% improvement in the total switching time and 82.2% lower switching losses compared with Device A which had thicker substrate thickness (600 µm) and lower electron mobilities in the drift region (130 cm<sup>2</sup>/Vs), bulk fin (30 cm<sup>2</sup>/Vs) and MOS channel (2 cm<sup>2</sup>/Vs).



Figure 4.12 Key switching metrics extracted from the simulated double-pulse testing waveforms in Device A, B, C and D, including (a) fall time ( $t_F$ ) and rise time ( $t_R$ ), (b) gate-drain charge Q<sub>GD</sub>, and (c) turn-off energy loss ( $E_F$ ), turn-on energy loss ( $E_R$ ) and conduction energy loss ( $E_{CON}$ ) at switching frequency of 10 kHz.

**Figure 4.13** shows the total switching energy loss as a function of operating frequency ranging from 10 kHz to 200 kHz. For a certain power loss, device D yielded four times larger switching frequency compared to that with device A/B/C which has lower electron mobilities and/or thicker substrate. The total power losses of device A, B, C and D were 4.85%, 4.69%, 3.50% and 0.89%, respectively, of the input power at frequency of 200 kHz. It is important to note that in this section the goal was to study the impact of intrinsic parameters on the switching frequency of these devices. Hence, a single-fin structure was employed to enhance the computation speed.



Figure 4.13 Power loss as a function of frequency from 10 kHz to 200 kHz in Device A:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 130 \ cm^2/Vs$ ,  $\mu_{fin} = 30 \ cm^2/Vs$ , Device B:  $T_{sub} = 600 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ , and Device C:  $T_{sub} = 100 \ \mu m$ ,  $\mu_{drift} = 180 \ cm^2/Vs$ ,  $\mu_{fin} = 180 \ cm^2/Vs$ . The input voltage was 3.5 kV, and the load current was 20 A.

Additionally, an arbitrary length  $(1\mu m)$  was chosen for the planar sections on each side of fin, which contributed significantly to the off-state junction capacitances. In the next section, we studied the impact of fin width/ pitch size ratio on the switching performance of these devices.

# **4.4 Multi-Fin Analysis**

A double-fin unit cell (**Fig. 4.14**) was implemented to further investigate the impact of fin width/pitch size ratio on the switching performance in the multiple fin systems. For this purpose, the pitch size was fixed at 700 nm for all the simulations. This fixed pitch size ensures the same total die size, and hence, a fair comparison of DC and switching performance between different devices. Therefore, to change fin width/pith size ratio, the fin width and the fin-to-fin spacing were varied as shown in **Table 4.5**.



Figure 4.14 Schematic cross-section of unit cell of Ga<sub>2</sub>O<sub>3</sub> power FinFETs.

Table 4.5 Parameters of devices used in the multi-fin analysis. The devices with fin widths of 100 nm, 200 nm, 300 nm, 400 nm at a given pitch size of 700 nm were named as the  $W_{fin}$ -100,  $W_{fin}$ -200,  $W_{fin}$ -300, and  $W_{fin}$ -400 respectively. The input voltage was 3000 V, and the load current was 20 A.  $R_{ON,sp}$  was calculated by normalizing to the device active area.

Parameters	$W_{fin}$ -100	W <sub>fin</sub> -200	$W_{fin}$ -300	W <sub>fin</sub> -400
Fin-to-fin spacing $(L_{spa})$ (nm)	600	500	400	300
Pitch ratio (W <sub>fin</sub> /Pitch size)	14.3%	28.6%	42.9%	57.1%
Doping in the fin $(cm^{-3})$	$5 \times 10^{16}$	$2 \times 10^{16}$	$8 \times 10^{15}$	$5 \times 10^{15}$
Doping in the drift region	$5 \times 10^{16}$	5×10 <sup>16</sup>	$5 \times 10^{16}$	$5 \times 10^{16}$
(cm <sup>-3</sup> )				
V <sub>BR</sub> (kV)	>3.5	>3.5	>3.5	>3.5
$V_{T}(V)$	~1.0	~1.0	~1.0	~1.0
$R_{ON,sp}$ (m $\Omega$ ·cm <sup>2</sup> )	3.76	3.58	3.55	3.54

**Table 4.5** shows device parameters and corresponding DC characteristics in devices with various fin widths and fin-to-fin spacings. The substrate thickness was set at 100  $\mu$ m, and the electron mobility in both fin and the drift was 180 cm<sup>2</sup>/Vs. The doping in the fin was reduced as the fin width increased to keep V<sub>T</sub> constant and equal to 1V for a fair comparison, while the doping in the drift region was 5×10<sup>16</sup> cm<sup>-2</sup> for all the devices. The doping in the fin can be tuned in practice by epitaxial growth using molecular beam epitaxy (MBE) or MOCVD. Similar R<sub>ON</sub> and V<sub>T</sub> were observed in these devices. It is important to note that, unlike single-fin simulations presented
earlier, in this section  $R_{ON, sp}$  was calculated by normalizing to the total die size to draw a fair comparison between devices with different fin widths. Therefore,  $R_{ON, sp}$  reported in this section are higher than those reported for the single-fin structure.

The switching performance was studied using the same double test circuit as discussed before. The length of unit-cell was adjusted to keep  $R_{ON}$  equal to 75 m $\Omega$  for all the simulations presented here. The switching frequency was 10 kHz for calculation of energy loss. The input voltage was 3000 V, and the load current was 20 A. As shown in **Fig. 4.15**, the total switching



Figure 4.15 Key switching metrics extracted from the simulated double-pulse testing waveforms in Ga<sub>2</sub>O<sub>3</sub> power FinFETs devices with fin widths of 100 nm, 200 nm, 300 nm, and 400 nm at a given pitch size of 700 nm. The input voltage was 3000 V, and the load current was 20 A.

time and switching losses reduced 23.3% and 12.7%, respectively, in the device with 400nm fin width (pitch ratio of 57.1%) compared with that in the device with fin width of 100 nm (pitch ratio of 14.3%). This can be explained by the reduction in the junction capacitances in the inter-fin region as  $L_{spa}$  was reduced in the device with larger fin width.

**Figure 4.16** shows the total switching energy loss as a function of operating frequency ranging from 10 kHz to 200 kHz. The total power losses of  $W_{fin}$ -100,  $W_{fin}$ -200,  $W_{fin}$ -300, and  $W_{fin}$ -400 were 0.83%, 0.74%, 0.70% and 0.61% of the input power at frequency of 200 kHz, respectively.

The switching FOM ( $R_{ON} \cdot Q_{GD}$ ) of 21.9 nC· $\Omega$  was reported for Ga<sub>2</sub>O<sub>3</sub> power FinFET operating at 3 kV and 20 A. This value is comparable with other currently available state-of-art 0.8-1.2 kV Si, SiC and GaN devices with switching FOM ranging from 1.1 nC· $\Omega$  to 17 nC· $\Omega$  [141], [145]–[149]. Please note our device has significantly larger operating voltage and power rage. However, there is no complete data reported so far for the switching characteristics of the



Figure 4.16 Power loss as a function of frequency ranging from 10 kHz to 200 kHz in  $Ga_2O_3$  power FinFETs devices with fin widths of 100 nm, 200 nm, 300 nm, and 400 nm at a given pitch size of 700 nm.

devices with similar voltage class. Further studies are needed to assess the switching efficiency by modeling a simple boost/buck converter based on the designed Ga<sub>2</sub>O<sub>3</sub> power FinFETs.

## 4.5 Summary

In this work, we designed a normally-off  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FinFET with 3.5 kV breakdown voltage. The simulated electric field and off-state capacitances at V<sub>D</sub> of 3.5 kV were compared using Silvaco TCAD simulation platform for two structures: (i) partially-filled (PF) FinFET and (ii) fully-filled (FF) FinFET with thicker dielectric in the inter-fin areas. The FF FinFET showed a smaller off-state C<sub>GS</sub>. Also, the thicker Al<sub>2</sub>O<sub>3</sub> in the inter-fin area in this device structure significantly reduced peak electric field at the corner of fin. The switching performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FinFETs was studied, for the first time, on the FF structure. The impact of electron mobility in the fin and the drift region, substrate thickness and fin width/pitch ratio on the rise/fall time as well as total switching loss was investigated. The device with 100 µm-thick substrate and ideal drift region, bulk fin and MOS channel mobilities of 180 cm<sup>2</sup>/Vs achieved 82.6% improvement in the total switching time and 82.2% lower switching losses in 3.5 kV switching operation. Moreover, the total power loss of the input power at frequency of 200 kHz was reduced from 0.83% to 0.61% as pitch ratio reduced from 57.1% to 14.3% at a given pitch size of 700 nm. These findings show great promise for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power transistors and provide helpful insights for design of Ga<sub>2</sub>O<sub>3</sub> FinFETs with enhanced characteristic.

# Chapter 5 Chlorine-based Inductive Coupled Plasma Etching of α-Ga<sub>2</sub>O<sub>3</sub> 5.1 Introduction

#### 5.1.1 Dry Etching

Mesa etching is the key fabrication process to define the device geometry and isolate multiple devices on the same die. The mesa etching can be achieved by either wet etching or dry etching. Dry etching provides more directional (anisotropic) etching. It utilizes a plasma reaction, ion bombardment or a combination of both. The process is similar to the sputtering where the source target is replaced with the wafers to be etched. To obtain both high etch rate and etch selectivity, a simultaneous etching consisting of chemical and physical components are utilized and the process is called the reactive ion etching (RIE). The gas mixture is dissociated into radicals and ions under the high electromagnetic field. Free radicals, as chemical components in the dissociated mixture, react with atoms on the surface. These chemical reactions occur preferably at active sites where there are defects [150]. Since non-volatile byproducts act as micro-masks during the etching process, pure chemical etching results in rough surfaces. Ions, as physical components, which attack the sample surface simultaneously in the RIE system, can both create defects on the surface for the chemical reaction and remove non-volatile byproducts [150]. Ideally, the balanced chemical and physical etching in the RIE system can yield both high etch rate, good surface morphology and high selectivity.

A typical RIE system consists of a cylindrical vacuum chamber at the pressure maintained in a range between a few mTorr and a few hundred mTorr. The processed wafer is clamped on the electrostatic chuck at the bottom the chamber and is electrically isolated from the rest of the chamber. Gas flows from small inlets in the top of the chamber, and exits to the exhaust orifice through the vacuum pump. The plasma is generated with an RF powered magnetic field. The system can typically support accurate deep etching capabilities for single wafer with size up to 6 inches.

In addition to the RF magnetic field which generates a high density source of plasma, inductively-coupled-plasma (ICP) etching incorporates a separate DC bias applied to the processed wafer. This independent control of DC bias provides separate control over ion energy and ion density, enabling high process flexibility. The plasma densities are 2-4 orders of magnitude higher than RIE, thus improving the bond breaking efficiency in the material being etched, while the increased ion density also enhances the desorption of etch products formed on the surface. In addition, the DC bias helps to create directional electric fields near the substrate and consequently achieve more anisotropic etch profiles.

## 5.1.2 Chlorine-based Dry Etching of $\beta$ -Ga<sub>2</sub>O<sub>3</sub>

Chlorine-based dry etching was found to be more effective to etch  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> compared to fluorine-based dry etching [151]. Previous study compared the etch rates using the etchants of BCl<sub>3</sub>, BCl<sub>3</sub>/SF<sub>6</sub>, CF<sub>4</sub>/O<sub>2</sub>, and BCl<sub>3</sub>/O<sub>2</sub>, and a maximum etch rate of 43.0 nm/min was achieved by pure BCl<sub>3</sub> whereas the etch rate of only 1.5 nm/min was achieved by CF<sub>4</sub>/O<sub>2</sub> using similar etching power and pressure [151]. During the chlorine-based etching process, Cl radicals act as chemical etchants while Cl<sup>+</sup>, BCl<sub>2</sub><sup>+</sup> and Ar<sup>+</sup> ions play a role in physical etching [152]. GaCl<sub>x</sub> is a volatile product for Ga<sub>2</sub>O<sub>3</sub> under chlorine-based etches. At the same time, BCl<sub>3</sub> is effective to extract oxygen from Ga<sub>2</sub>O<sub>3</sub> and form BCl<sub>x</sub>O<sub>y</sub> compounds [152].

Zhang et al. also studied the ICP etching of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (-201) in BCl<sub>3</sub>/Ar chemistry and demonstrated etch rates above 150 nm/min using an RIE/ICP power combination of 60W/900W. They showed that adding Ar to BCl<sub>3</sub> did not change the etch rate significantly till it reaches a BCl<sub>3</sub>/Ar flow rate of 25/15 sccm. Further increase in the Ar flow rate reduced the etch rate, which was unexpected. It is known that Ar<sup>+</sup> ions can help to remove the etch products and create active sites for chemical etching, which should lead to higher etch rates. However, since BCl<sub>3</sub> produces heavy BCl<sub>2</sub><sup>+</sup> and BCl<sub>3</sub><sup>+</sup> ions that participate in physical etching, BCl<sub>3</sub> itself can provide both chemical and physical etch components in the plasma and hence the addition of Ar may not result in an improvement of the etch rate and merely dilutes the plasma chemistry when the flow of Ar exceeds a certain value. To the best of our knowledge, no dry etching of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> has not been reported before this study as following.

## 5.2 α-Ga<sub>2</sub>O<sub>3</sub> Sample Preparation and Measurement Methods

We investigated the impact of critical ICP parameters such as BCl<sub>3</sub>/Cl<sub>2</sub>/Ar gas flow ratio, bias and plasma powers, and chamber pressure on etch rate and etched-surface roughness by varying one parameter within a reasonable range, while keeping others fixed. The etching time for each experiment was varied from 2 to 5 minutes.

 $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> layers were grown on sapphire (0001) substrates by hydride vapor phase epitaxy (HVPE, which is a type of chemical vapor deposition (CVD) technique providing high-speed growth and high-purity crystals [153]. Sapphire (0001) substrates were used to grow the  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> on. The growth was conducted in an atmospheric horizontal reactor using gallium chloride and O<sub>2</sub> as the precursors. The gallium chloride was synthesized via the chemical reaction between Ga metal and HCl gas upstream in the reactor. N<sub>2</sub> was used as the carrier gas. The deposition temperature was fixed within the range of 525 to 650 °C. After the HVPE growth, the samples

were diced into  $1 \times 1$  cm<sup>2</sup> pieces, cleaned in acetone, isopropanol (IPA), deionized water and blowdried with a N<sub>2</sub> gun. The samples were then patterned with photoresist mask (Microchem SPR 220 (3.0) i-Line photoresist), mounted by Santovac 5 on 6", SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> coated silicon wafers.

Etching was performed in a LAM 9400 SE II, a transformer coupled plasma (TCP) system [154]. This system is equipped with a 13.56 MHz 1000W RF generator on the coil, and a 13.56 MHz 1000 W high accuracy at low output RF generator on the bias. The samples were clamped by a 700 V bipolar ESC with 8 Torr backside helium. The chuck temperature was maintained at 50 °C. Higher chuck temperature would make the etch byproducts more volatile, but at the same time it may result in the photoresist degradation.

 $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> etch rates were determined by a Dektak XT stylus profilometer. Thickness of SiO<sub>2</sub> and photoresist films were measured using a Nanospec 6100 spectroscopic reflectometry after each etch. For each etch condition the etch rate was determined by a linear fit of three different etch durations. Etch selectivity of Si<sub>3</sub>N<sub>4</sub>, SiO<sub>2</sub> and SPR 220 with respect to  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> were calculated by dividing their etch rates by the etch rate of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>.

The surface morphology before and after etching was studied using Atomic force microscopy. The RMS surface roughness was estimated by averaging RMS surface roughness at three different spots on the etched surface. Scanning electron microscopy (SEM) was utilized to examine the quality of etched edge.

### **5.3 Impact of Critical ICP Parameters**

### 5.3.1 Gas Ratio

In the first set of experiments plasma, power, bias power and chamber pressure were fixed at 500 W, 100 W, and 5 mTorr, respectively. Ar flow was maintained at 10 sccm and the ratio of BCl<sub>3</sub> to Cl<sub>2</sub> was varied while maintaining total gas flow at 40 sccm. For two BCl<sub>3</sub>/Cl<sub>2</sub> gas mixtures,

we performed the etching with and without Ar to investigate the impact of Ar on etch rate, roughness and sidewall profile.

Etch rate, DC bias voltage, and corresponding surface roughness after etch for various  $BCl_3/Cl_2$  flow rates are depicted in **Fig. 5.1**. By increasing the  $BCl_3$  flow rate, DC bias voltage increases, leading to enhancement of bombardment energy of physical ion components, as seen in **Fig. 5.1(a)**. This enhancement resulted in faster etch rate of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>, similar to etching of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [151]. This is in contrast to dry etching of GaN, where  $Cl_2$  is the primary etchant and the gas ratio of 70% Cl<sub>2</sub> achieves the highest etch rate [155].

As **Fig. 5.1(b)** shows, the etched-surface RMS roughness remained relatively unchanged for various  $BCl_3/Cl_2$  gas ratios except for the case with 40 sccm  $BCl_3$  and 10 sccm Ar. For the  $BCl_3/Cl_2$  gas ratio of 40 sccm/0 sccm, the etch rate dropped significantly and the surface morphology degraded dramatically, leaving nano-particles on the surface (**Fig. 5.2**). This is probably due to insufficient Cl radicals (chemical etchants) and more Cl<sup>+</sup>,  $BCl_2^+$  and Ar<sup>+</sup> ions (physical etchants). Lack of sufficient chemical etchants leads to sputtering being the main etching mechanism. Interestingly, when we removed Ar from the gas mixture, the etch rate and surface



Figure 5.1 (a) Etch rate and DC bias voltage for varying BCl<sub>3</sub>/Cl<sub>2</sub> ratio. (b) RMS roughness for varying BCl<sub>3</sub>/Cl<sub>2</sub> ratio. In each case plasma power, bias power and chamber pressure were fixed at 500 W, 100 W, and 5 mTorr, respectively.



Figure 5.2 Surface morphology of unetched (UE) sample and samples etched at the gas ratio of 30/10/10 sccm and 40/0/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar. RMS roughness is computed as the average of three 5×5  $\mu$ m<sup>2</sup> scans.

morphology both recovered.  $Ar^+$  ions, as the physical etchants in the gas mixture, are expected to help to remove the etching byproducts and enhance the etch rate. Regardless, the density of physical etchants and chemical etchants must be in balance to achieve an optimum etch rate and smooth etch surface. For pure BCl<sub>3</sub>, Cl<sup>+</sup> and BCl<sub>2</sub><sup>+</sup> act as physical etchants and work synergistically with Cl radicals as chemical etchants to achieve a high etch rate as well as smooth etched surface. However, by adding Ar to this gas mixture, the density of physical etchants is increased while density of Cl radicals remains relatively unaltered leading to a reduced etch rate and rough surface.

SPR, SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> mask selectivity for various BCl<sub>3</sub>/Cl<sub>2</sub> gas ratios are depicted in **Fig. 5.3**. SiO<sub>2</sub> selectivity was 0.8 and remained roughly unaltered, whereas selectively of SPR increased from 0.2 to 1 and selectivity of Si<sub>3</sub>N<sub>4</sub> increased significantly from 0.5 to 2 by reducing Cl<sub>2</sub> flow rate from 40 sccm to 0 sccm. This supports the idea that BCl<sub>3</sub> and Cl<sub>2</sub> contain different active species in the plasma. Similar to dry etching of GaN, Cl<sub>2</sub> is the primary etchant for SPR and Si<sub>3</sub>N<sub>4</sub>, while BCl<sub>3</sub> is far more effective in etching  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>.

The profiles of mesa structure of the samples after ICP etching at the optimal ratio of BCl<sub>3</sub>:Cl<sub>2</sub> of 30:10 with and without Ar as well as pure BCl<sub>3</sub> and pure Cl<sub>2</sub> without Ar, were



Figure 5.3 Selectivity of  $Ga_2O_3$  with respect to SPR,  $SiO_2$  and  $Si_3N_4$  as a function of  $Cl_2/BCl_3$  ratio with a constant 10 sccm Ar.



Figure 5.4 SEM images of samples etched by ICP using plasma and bias powers of 500W and 100 W with (a) 30/10/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar (b) 30/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub> (c) 40 sccm BCl<sub>3</sub> (d) 40 sccm Cl<sub>2</sub>.

investigated by SEM. The images are taken after removal of the mask. As shown in **Fig. 5.4**, vertical profile and smooth surface morphology were achieved when a mixture of  $BCl_3:Cl_2$  of 30:10 was used as oppose to etching by pure  $BCl_3$  or pure  $Cl_2$ . The relatively round etched edge is probably due to the effect of chemical etching and mask erosion. Moreover, the addition of Ar to the etching gas mixture created a slightly more vertical etch profile.

## 5.3.2 Plasma and Bias Powers

In the next step, the gas mixture and chamber pressure were kept constant at BCl<sub>3</sub>/Cl<sub>2</sub>/Ar: 30/10/10 sccm and 5 mTorr, respectively, while the plasma and bias powers were varied. The plots demonstrated in **Fig. 5.5(a)** show that the etch rate increased roughly linearly by increasing either plasma power or bias power. It is important to note that both chemical reactive etchants and physical ion etchants coexist in a plasma. By increasing plasma power, the density of both radical etchants and ions increases. At the same time, increasing the bias power increases the energy of ions that reach to the surface. Increasing number of high-energy ions bombarding the surfaces creates more active sites on the surface and facilitate the chemical etching which leads to the etch rate enhancement.



Figure 5.5 (a) Etch rate as a function of ICP plasma power. (b) RMS roughness as a function of ICP plasma power. Chamber conditions were 5 mTorr and 30/10/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar.

The effect of increasing plasma and bias power on the RMS roughness is shown in **Fig. 5.5(b)**. It is important to note that in ICP etching, the surface RMS roughness is lowest when the density of physical and chemical etchants are well balanced [150]. For each plasma power, the corresponding bias power to obtain an optimum combination of physical etchants and chemical etchants could be different. This explains different trends observed for RMS surface roughness as a function of plasma power for various bias powers in **Fig. 5.5(b)**.



Figure 5.6 Selectivity of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> as a function of bias power with respect to (a) SPR, (b) SiO<sub>2</sub> and (c) Si<sub>3</sub>N<sub>4</sub>. Chamber conditions were 5 mTorr and 30/10/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar.

**Figure 5.6** shows the etch selectivity of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> with respect to SPR, SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> as a function of bias power. The etch selectivity of Ga<sub>2</sub>O<sub>3</sub> with respect to the photoresist, SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> falls by increasing either bias power or plasma power, except at higher plasma power. The etch selectivity reduction is due to an increase in physical etching components as the bias power increases, which results in less etch selectivity. At 800W plasma power, the selectivity levels slightly (resist and Si<sub>3</sub>N<sub>4</sub>) or even rises (SiO<sub>2</sub>), driven principally by the stronger increase in Ga<sub>2</sub>O<sub>3</sub> etch rate under these conditions, which is due to stronger bond dissociation energy of Si-O (799.6 kJ/mol) and Si-N (437.1kJ/mol) in comparison with Ga-O bond (374 kJ/mol) [156]. Thus, the etch rate of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> continues to steadily increase while the etch rate of SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> is expected to increase slightly, followed by an increase of etch selectivity.

## 5.3.3 Pressure

In the last set of experiments, we studied the effect of chamber pressure on  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> etching while the plasma power/bias power were kept at 500W/100W and BCl<sub>3</sub>/Cl<sub>2</sub>/Ar flow rate were kept



Figure 5.7 (a) Etch rate as a function of pressure. (b) RMS roughness and DC bias voltage as a function of pressure. Plasma power, bias power and gas ratio were 500 W, 100 W and 30/10/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar.

at 30/10/10 sccm. As shown in **Fig. 5.7(a)**, the etch rate decreased as the chamber pressure increased. We speculate that as the pressure in the chamber increases the scattering rate of plasma and ions in the sheath also increases which results in degradation of ion energy. It could also be explained by a fall in ion flux from the plasma source. At the same time, increasing the pressure results in a reduction in the volatility of byproducts, where the vapor pressure of GaCl<sub>3</sub> at 50 °C is 1 Torr [157], and consequently suppresses the etch rate.

As shown in **Fig. 5.7(b)**, the RMS surface roughness increases as the chamber pressure increases. This increase might result from unbalanced chemical and physical etching, in which



Figure 5.8 Selectivity of  $Ga_2O_3$  with respect to SPR,  $SiO_2$  and  $Si_3N_4$  as a function of pressure. Plasma power, bias power and gas ratio were fixed at 500 W, 100 W and 30/10/10 sccm  $BCl_3/Cl_2/Ar$ .

Table 5.1 Bond energies and etch rates of  $Ga_2O_3$ , SPR,  $SiO_2$  and  $Si_3N_4$  using 50 sccm of Ar gas flow in a chamber pressure of 5 mTorr and plasma/bias power of 500W/100W.

ICP	Ga <sub>2</sub> O <sub>3</sub>	SPR	SiO <sub>2</sub>	Si <sub>3</sub> N <sub>4</sub>
Bond Energy (kJ/mol)	374	/	799.6	437.1
Etch rate (nm/min)	25.6	30	20.1	25.5

ions are insufficient to create active sites for the chemical reaction, as well as sputtering to remove the protrusions and byproducts on the surface [150].

The mask selectivity for SPR,  $SiO_2$  and  $Si_3N_4$  were measured and are plotted in **Fig. 5.8**. The selectivity of SPR reduced, whereas the selectivity of  $SiO_2$  and  $Si_3N_4$  increased when the chamber pressure was increased. This is also probably due to the difference between bond energies. As is shown in **Table 5.1**, materials with higher bond energy have lower etch rates when etched by pure Ar plasma, which explains different trends of selectivity as the ion bombardment degrades at higher chamber pressure.

# 5.4 Summary

ICP was used to study dry etching of  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. The effect of BCl<sub>3</sub>/Cl<sub>2</sub>/Ar gas ratio, bias and plasma powers and chamber pressure on etch rate, surface roughness and mask selectivity were investigated. In contrast to previous dry etching studies on GaN, and similar to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, BCl<sub>3</sub> was found to be more effective than Cl<sub>2</sub> to etch  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. Additionally, the synergistic effect of Cl<sub>2</sub> and BCl<sub>3</sub> performs better than pure Cl<sub>2</sub> or BCl<sub>3</sub> in the ICP system. The high etch rate of 65 nm/min, nearly-vertical sidewalls and smooth etched surfaces were obtained at a plasma power of 500 W with a 30/10/10 sccm BCl<sub>3</sub>/Cl<sub>2</sub>/Ar gas mixture, a bias power of 100 W and a chamber pressure of 5 mTorr. The Si<sub>3</sub>N<sub>4</sub> hard mask showed the highest resistance to BCl<sub>3</sub>-based etching compared to SiO<sub>2</sub> and photoresist. In general, more BCl<sub>3</sub> in the gas mixture, balanced plasma and bias power and lower pressure yield higher etch rates and smaller surface roughness.

# Chapter 6 Heterogeneous Integration of N-polar GaN and β-Ga<sub>2</sub>O<sub>3</sub>

# **6.1 Introduction**

## 6.1.1 Wafer Bonding

Wafer bonding is one of the packaging technologies which refers to the occurrence of adhesion between two mirror-polished surfaces [158]. The first Si-Si wafer-bonding was demonstrated in 1986 for silicon-on-insulator (SOI) applications [159]. After that, due to the flexibility in the choices of materials offered by wafer-bonding, it quickly spread into diverse applications, ranging from microelectromechanical systems (MEMS), microelectronics and optoelectronics. The commonly used and developed wafer bonding methods include direct bonding (fusion bonding), anodic bonding, eutectic bonding (using an intermediate eutectic "glue" layer), glass frit bonding (an intermediate glass layer.), adhesive bonding (using intermediate plastic agents), and thermo-compression bonding (using intermediate gold; press samples and heat in the range of 300-350 °C) [158].

Direct bonding is a wafer bonding process without any additional intermediate layers. The adhesion between two mirror-polished surfaces is mainly caused by chemical bonds when two surfaces are placed in contact. The two surfaces which should be sufficiently flat, smooth and clean. Otherwise, un-bonded areas (voids) can occur, as shown in **Fig. 6.1** [160]. The procedures of the direct bonding process can be divided into sample preparation, pre-bonding at room temperature and annealing at elevated temperatures.



Figure 6.1 Infrared pictures for bonded Si-Si wafers with voids occurring at interface [160].

To enable low temperature bonding, surface activation method has been successfully used previously for heterogeneous bonding of various substrates [161], [162]. In this technique, surfaces of two samples are activated by atmospheric plasma treatment or ion beam bombardment, and subsequently placed into contact [163]. Specifically, atmospheric plasma treatment is effective to increase the surface energy with minimal surface bombardment to achieve bonding at low temperature [164], [165]. The ion beam bombardment employs Ar ions or neutral atoms to bombard the sample in an ultra-high vacuum which creates structural defects and may form an amorphous structure [166].

# 6.1.2 Sample Preparation for Bonding

The success of direct wafer bonding is critically relying on surface properties, chemical cleaning process, and ambient conditions when the bonding is performed [158]. The surfaces ready for bonding must be flat (no wafer-bow), smooth (surface roughness below 0.5 nm) and

cleaned to be free of any contaminants because the direct bonding is much more sensitive to particulates and even very small sub-micron size particulates can prevent the bond from occurring.

Sample smoothness and flatness can be achieved by chemical mechanical polishing (CMP), which is a process of smoothing surfaces with the combination of chemical etching and mechanical forces. The process utilizes an abrasive and corrosive colloid as well as a polishing pad. During CMP, the pad and sample are pressed together by a polishing jig with the slurry flowing slowly in between [167]. The polishing jig is rotated with different axes of rotation (i.e. not concentric) to improve the uniformity of the polishing. The purpose of CMP is to even out any irregular topography and reduce the surface roughness.

In addition to the surface smoothness, the area of bonded interface is extremely dependent on the number of particulates at the interface. The size of a particulate-induced void is a function of several factors, including the size of particulate, thicknesses of two samples, the stiffness of the materials, and the bonding energy of the surrounding bonded area [168]. **Figure 6.2** illustrates the particulate-induced void formed at the bonded interface. For two wafers with the same thickness t,

$$D = \left(\frac{2}{3} \frac{E}{(1-\nu^2)} \frac{t^3}{\gamma}\right)^{\frac{1}{4}} (2h)^{\frac{1}{2}}$$
(6.1)

where *h* is the diameter of the particle, *D* is the width of the void, *E* is the Young's modulus, *v* is the Poisson ratio, and  $\gamma$  is the bonding energy. Following this equation, for example, a 1 µm particle can form a 5 mm-diameter void in the room-temperature bonding of two 525 µm-thick silicon wafers [169]. Additionally, thinning the wafers and increasing the bonding strength through annealing (assuming the thermal conductivity of two wafers are similar to each other) can reduce the particle void diameter.



Figure 6.2 Diagram of particulate-induced void formed at the bonded interface.

There are many sources for particulates that must be considered for the bonding preparation: cleanroom air, glassware, liquid solutions, cleanroom wipes and handling tweezers. Specially, in order to not touch the sample surface and avoid any contamination, one should hold the sample on the side edge instead of surface corner using the tweezer. Thus, delicate handling and well-cleaved sample edges are very important. Additionally, the 45% cellulose/ 55% polyester blend (non-woven) cleanroom wipes are another difficult source of particulates to deal with. Particulates can adhere to the backside of the sample and transfer to the front later in the process, such as blow drying the sample with a  $N_2$  gun. Moreover, any casual touch or contamination of sample surfaces during bonding preparation requires a thorough cleaning repeated from the beginning.

### **6.2** Motivation

GaN technology has been pushing the limits of power density, while providing the reliability and gain required in application [170]–[174]. To further increase the output power in

RF devices, UWBG materials have attracted interest due to their larger breakdown electric field and voltage. Regardless, each UWBG material system suffers from certain shortcomings such as unavailability of large-scale single-crystalline substrates for diamond, AlN, or c-BN. Additionally, the activation energy of dopants in these materials is relatively high. For example, activation energy of p-type and n-type dopants in diamond are ~0.37 eV [175] and 1.7 eV [176], respectively. Therefore, although theoretically a high electron/hole mobility is expected in diamond, experimentally the mobility is limited by impurity scattering and material quality. Similarly, AIN suffers from limitations of large-scale high-quality substrate and low electron mobility. On the other hand, large-scale high-quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates can be produced by melt-growth techniques. Moreover, various n-type dopants (Sn, Ge, Si) with activation energy as low as 20 meV are available for  $Ga_2O_3$  [177]–[181]. Nevertheless,  $\beta$ - $Ga_2O_3$  suffers from other limitations including low electron mobility and poor thermal conductivity [177]. The first  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> RF transistor was demonstrated by Green et al in 2017 [182], and device characteristics have been since improved by employing regrown contacts and reducing the gate length [34], [183]–[185]. Regardless, so far, the record f<sub>T</sub> in such devices is only 27 GHz with a transconductance of 44 mSmm<sup>-1</sup> [184]. A MODFET [186] is not expected to significantly improve the device performance since the electron mobility in Ga<sub>2</sub>O<sub>3</sub> is mainly limited by optical phonon scattering at room temperature and suppressing impurity scattering does not improve the room temperature electron mobility as typically observed in AlGaN-GaN and AlGaAs-GaAs heterostructures [187]–[190]s. Therefore, the nano-scale integration of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with GaN can potentially enable the fabrication of novel GaN/Ga<sub>2</sub>O<sub>3</sub> higher power RF devices with high gain and efficiency at higher voltages combining the merits of both GaN and Ga<sub>2</sub>O<sub>3</sub> [191], [192]. As an example, Figure 6.3 shows the



Figure 6.3 Schematic of Ga<sub>2</sub>O<sub>3</sub>/GaN wafer-bonded aperture vertical transistor (BAVET).

proposed GaN/Ga<sub>2</sub>O<sub>3</sub> wafer-bonded aperture vertical transistor (BAVET) structure. An AlGaN-GaN HEMT structure is on top of a smooth Ga<sub>2</sub>O<sub>3</sub> drain with a current blocking layer. During ONstate, the horizontal 2DEG carries current flowing from the source, through a planar gate, to the drain crossing over an aperture. During OFF-state, the 2DEG is pinched-off under the gate. A lightly doped n-type doped Ga<sub>2</sub>O<sub>3</sub> drift region is utilized to hold voltage and the high field region is buried under the gate in the bulk Ga<sub>2</sub>O<sub>3</sub> material. By combining the large breakdown field of Ga<sub>2</sub>O<sub>3</sub> with high electron mobility of GaN, breakthrough device performance can be potentially achieved; beyond what has been demonstrated in GaN HEMTs. Apart from the power and RF applications, the availability of p-type doped GaN integrated on Ga<sub>2</sub>O<sub>3</sub> can potentially enable optoelectronic applications such as deep UV photodetectors and light emitting diodes owing to their excellent radiation hardness, high thermal and chemical stabilities [193].

Regardless, hetero-epitaxial growth of high quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on GaN is challenging because of their different crystal structures and mismatch in lattice constants. Considering the requirements of large-scale transfer of high-quality  $Ga_2O_3$  epi-structure and low temperature processing, another alternative approach is the direct bonding of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and GaN substrates. The traditional direct wafer bonding (fusion bonding) technology initially requires high-temperature annealing (> 600°C) which reduces the integration compatibility [194].

Bonding of Ga<sub>2</sub>O<sub>3</sub> with Si, SiC and diamond has been already reported. Xu et al. reported bonding of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films onto the SiC and Si (001) substrates via a bonding interface layer, which can be an amorphous layer formed by argon (Ar) ion bombardment or an Al<sub>2</sub>O<sub>3</sub> interlayer [195], [196]. The presence of an amorphous Al<sub>2</sub>O<sub>3</sub> interlayer [195], [197] or a damaged layer due to ion-bombardment [198] at the bonded interface may not have any significant detrimental impact in these applications, where the goal is to improve heat extraction. However, an amorphous layer might not be desirable for applications where the bonded interface is within the active region of the device, such as in solar cells [199], [200] or BAVETs [201], [202]. Matsumae et al. demonstrated the hydrophilic bonding of an oxygen-plasma-activated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate with diamond substrate soaked in a hot Piranha solution without using an amorphous layer as a "glue" [203]. However, around 1 nm-thick lattice region was distorted at the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/diamond interface probably due to the oxygen plasma treatment or thermal stress.

## **6.3 Direct Bonding**

## 6.3.1 N-polar GaN Bonded with $Ga_2O_3$ (001)

Commercially available N-polar on-axis GaN substrates were used for this study. The (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> wafer used for this work consisted of a 10 um-thick epitaxially grown by halide phase vapor epitaxy (HVPE) on a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) substrate. **Figures 6.4** (a) and (b) depict the atomic force microscopy (AFM) images of the Ga<sub>2</sub>O<sub>3</sub> (001) and N-polar GaN surfaces. Root-mean-square (RMS) surface roughnesses of 0.235 nm and 0.371 nm were measured on the Ga<sub>2</sub>O<sub>3</sub> (001) and N-



Figure 6.4 Surface morphology of  $Ga_2O_3$  (001) and N-polar GaN. The RMS surface roughness roughnesses were 0.235 nm and 0.371 nm for  $Ga_2O_3$  (001) and N-polar GaN, respectively.

polar GaN samples, respectively, which are suitable for the direct bonding without requiring additional chemical mechanical polishing (CMP). The wafers were then cleaved into  $5\times5$  mm or  $10\times10$  mm pieces. Both GaN and Ga<sub>2</sub>O<sub>3</sub> samples were cleaned in acetone, isopropyl alcohol and de-ionized water, followed by the irradiation by oxygen plasma at 100W for 40 seconds in a downstream plasma descum equipment. Next, the samples were soaked in buffered hydrofluoric acid (BHF) for 30 seconds to remove surface contaminants and generate surface hydrophilic bonds, prior to surface activation using SUSS nP12 atmospheric plasma tool which improves the surface energy with minimum surface bombardment [203]. Then the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and GaN surfaces were placed into contact with each other and transferred to an EVG 510 bonding chamber. The bonding was conducted by a sequence of heating up to 200-400 °C for dehydration and applying the pressure of 4 MPa at 200-400 °C in vacuum for 3 hours. **Figure 6.5** shows the schematic process flow of surface activated direct bonding of Ga<sub>2</sub>O<sub>3</sub> (001) and N-polar GaN substrates. The optical image of unpolished on-axis N-polar GaN bonded with Ga<sub>2</sub>O<sub>3</sub> (001) is shown in **Fig. 6.6**. Newton's rings on

the right part of the sample were observed where the surfaces were not in contact with each other probably due to the concave surface and particulates on the surface. The surfaces are expected to be fully bonded if the flatness of the substrates is further improved and no cracks occurred during bonding.



Figure 6.5 Schematic process flow of surface activated direct bonding of N-polar GaN and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) substrates.



Figure 6.6 Optical images of N-polar on-axis GaN bonded with Ga<sub>2</sub>O<sub>3</sub> (001).

To investigate the impact of post-annealing temperature on the quality of bonding interfaces, N-polar GaN/Ga<sub>2</sub>O<sub>3</sub> (001) samples were annealed in vacuum for 15 minutes at different temperatures of 600 °C, 700 °C, 800 °C, and 900 °C with ramping up and down rates of 20C/min and 2C/min, respectively. The size and number of voids at the bonded interface was determined non-destructively using CSAM. **Figures 6.7 (a)-(e)** show the CSAM images on the bonded samples without or with various annealing temperatures. The area of voids was increased as post-annealing temperature increased from 600 °C to 900 °C. The void formation could have occurred during the temperature ramp up/down process probably due to particulates at the surface, outgassing at high temperatures and large difference between the thermal expansion coefficient of GaN ( $5.59 \times 10^{-6}$  K<sup>-1</sup>) and Ga<sub>2</sub>O<sub>3</sub> ( $\alpha_d = 1.54 \times 10^{-6}$  K<sup>-1</sup>,  $\alpha_b = 3.37 \times 10^{-6}$  K<sup>-1</sup>, and  $\alpha_c = 3.15 \times 10^{-6}$  K<sup>-1</sup>)



Figure 6.7 Scanning acoustic microscopy images performed on bonded samples (a) without annealing treatment, and annealing at temperatures of (a) 600 °C, (b) 700 °C, (c) 800 °C and (d) 900 °C in N<sub>2</sub> for 15 minutes.

[204], [205]. Reducing the ramp rate could help to mitigate this issue and will be discussed in the next section.

High resolution STEM-HAADF imaging was performed on the on-axis N-polar GaN/β- $Ga_2O_3(001)$  bonded interfaces. The specimens for STEM characterization were prepared by dicing followed by micro-sampling method using a Thermo-Fisher G4 650 Xe plasma dual-beam focused ion beam (FIB) instrument at the Michigan Center for Materials Characterization (MCMC) at the University of Michigan. A JEOL-JEM-3100R05 transmission electron microscope (TEM) at MCMC equipped with double aberration correctors was used for STEM imaging. Figure 6.8 (a) is a STEM-HAADF image taken from the N-polar GaN/(001)β-Ga<sub>2</sub>O<sub>3</sub> bonded sample without annealing. The image was taken with the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> side aligned along its [010] direction while the GaN side along a direction about  $12^{\circ}$  away from its [1120] direction. Nevertheless, it can be seen from the image that the (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> plane aligned well with the (001) GaN plane at atomic level flat which can also be seen from the FFT in the insert. Figure 6.8 (b) is a STEM-HAADF image taken from the N-polar GaN/β-Ga<sub>2</sub>O<sub>3</sub> (001) bonded sample annealed at 900 °C in N<sub>2</sub> for 15 minutes. The image was taken with the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> side aligned along its [010] direction while the GaN side along a direction about  $4.4^{\circ}$  away from its  $[11\overline{2}0]$  direction. Figure 6.8 (a) indicates that the N-polar GaN and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> surface can be atomically bonded without any loss in the crystallinity at the interfaces. This bonded interface without further post-annealing is almost ideal for future development of electronic and optoelectronic devices involving the β-Ga<sub>2</sub>O<sub>3</sub>/GaN integration. In contrast, an amorphous interlayer having a thickness of ~1.9 nm was formed between the N-polar GaN and the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> during post-annealing at 900 °C as shown in **Fig. 6.8(b)**.



Figure 6.8 Cross-sectional STEM-HAADF images of the GaN/Ga<sub>2</sub>O<sub>3</sub> (001) bonding interfaces (a) without annealing treatment, and annealing at 900 °C in N<sub>2</sub> for 15 minutes.

Despite the successful bonding of N-polar GaN and Ga<sub>2</sub>O<sub>3</sub> (001), the bonded structure has the following issues: (i) The bonded area was only ~40% and the yield was lower than 50% probably because both GaN and Ga<sub>2</sub>O<sub>3</sub> have higher mechanical hardness and any nano- or microroughness on the surface will lead to non-uniform bonding, which makes direct bonding more sensitive to the surface quality and roughness. (ii) The Ga<sub>2</sub>O<sub>3</sub> (001) sample cracked very easily along the [100] cleavage plane when high pressure (4 MPa) was applied in the bonder. Moreover, the uneven chuck and the micro-roughness on the sample surface can increase the local pressure which exacerbated the cracking issue. Thus, we need to look for other Ga<sub>2</sub>O<sub>3</sub> substrates in different crystal orientations. Currently, Ga<sub>2</sub>O<sub>3</sub> substrates are commercially available in (001), (010) and (-201) crystal orientations [206]. Since the high pressure applied during the bonding can lead to Ga<sub>2</sub>O<sub>3</sub> (010) sample crack along [100] and [001] orientation, we choose the Ga<sub>2</sub>O<sub>3</sub> (-201) as a candidate for the rest of bonding study presented in this thesis.

## 6.3.2 N-polar GaN Bonded with $Ga_2O_3$ (-201)

Commercially available 680  $\mu$ m-thick UID (-201)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate (carrier concentration ~2.3×10<sup>17</sup> cm<sup>-3</sup> and on-axis 413  $\mu$ m-thick N-polar (0001) GaN substrates (carrier concentration ~1×10<sup>18</sup> cm<sup>-3</sup>)) were used for this work. **Figures 6.9(a) and 1(b)** depict the atomic force microscopy (AFM) images of the Ga<sub>2</sub>O<sub>3</sub> (-201) and N-polar GaN surfaces. Root mean square (RMS) surface roughnesses of 0.20 and 0.61 nm were measured on the Ga<sub>2</sub>O<sub>3</sub> and N- polar GaN samples, respectively. No additional chemical mechanical polishing (CMP) was performed on the samples prior to the bonding. The wafers were then cleaved into 5×5mm<sup>2</sup> or 10×10mm<sup>2</sup> pieces. Following the bonding process as shown in **Fig. 6.10(a)**, the direct bonding of N-polar GaN and Ga<sub>2</sub>O<sub>3</sub> (-201) was also successfully achieved. A graphite sheet was added between the upper pressure chuck and sample to improve the chuck leveling and pressure balancing. N-polar GaN (5×5 mm<sup>2</sup>) and Ga<sub>2</sub>O<sub>3</sub> (-201) (10×10 mm<sup>2</sup>) samples were fully bonded without any crack occurring in Ga<sub>2</sub>O<sub>3</sub> sample as shown in **Fig. 6.10(b**). This could be probably attributed to the different atomic arrangement and dangling bond density on the terminated surface as compared with that of (001).



Figure 6.9 Surface morphology of (-201)  $Ga_2O_3$  and (0001) N-polar GaN substrates. The RMS surface roughnesses were 0.20 nm and 0.61 nm for (-201)  $Ga_2O_3$  and (0001) N-polar GaN, respectively.

Additionally, the strong cleavage plane of [100] is not perpendicular to the applied pressure in the bonder.

After bonding, Ti/Au (20/200 nm) was deposited on both the front and back sides of the sample. The cross-sectional schematic of the test structure is shown in **Fig. 6.11**. The electrical properties of the bonded interfaces were investigated by measuring the temperature-dependent



Figure 6.10 (a) Schematic process flow of surface activated direct bonding of N-polar GaN and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (-201) substrates. A graphite sheet was added between the upper pressure chuck and sample to improve the chuck leveling and pressure balancing. (b) Optical images of N-polar on-axis GaN bonded with Ga<sub>2</sub>O<sub>3</sub> (-201).



Figure 6.11 Cross-sectional schematic of the (-201) Ga<sub>2</sub>O<sub>3</sub> /N-polar GaN test structure.

current-voltage (I-V-T) characteristics in vacuum using a Keysight B1500A Semiconductor Parameter Analyzer in conjunction with an MMR Technologies Variable Temperature Microprobe System. The temperature ramping rate is 2 °C/min. The Ga<sub>2</sub>O<sub>3</sub> side was grounded, and the voltage bias was applied on the GaN side.

The temperature-dependent I-V characteristics were (**Fig. 6.12**) measured on the  $GaN/Ga_2O_3$  bonded sample, in which  $Ga_2O_3$  was grounded and the bias was applied to GaN. The



Figure 6.12 Temperature-dependent I-V measurements performed on GaN-Ga<sub>2</sub>O<sub>3</sub> directed bonded sample from 300 K to 650 K. For these measurements, Ga<sub>2</sub>O<sub>3</sub> was grounded and the bias was applied to GaN.



Figure 6.13 Band diagram of GaN and Ga<sub>2</sub>O<sub>3</sub>. The doping concentration in GaN and Ga<sub>2</sub>O<sub>3</sub> bulk substrates are  $\sim 1 \times 10^{18}$  cm<sup>-3</sup> and  $\sim 4 \times 10^{17}$  cm<sup>-3</sup>, respectively.

I-V curves resemble that of a Schottky contact, indicating that there is a barrier between GaN and  $Ga_2O_3$ . A turn-on voltage of ~2.2 V was measured at room temperature which was reduced to 1.5 V at 650 K. The current density also increased by increasing the temperature as expected since more electrons have enough energy to pass the barrier.

The band diagram of GaN and Ga<sub>2</sub>O<sub>3</sub> is shown in **Fig. 6.13**. A conduction band barrier forms at the GaN and Ga<sub>2</sub>O<sub>3</sub> interface, which prevents electrons moving from GaN to Ga<sub>2</sub>O<sub>3</sub>. The build-in voltage ( $V_{bi}$ ) and the depletion width ( $W_d$ ) in Ga<sub>2</sub>O<sub>3</sub> were calculated to be 0.54 eV and 38.7 nm, respectively, following the equations [113]:

$$V_{bi} = (\chi_1 - \chi_2) - \Phi_n = \Delta E_C - \Phi_n \tag{6.2}$$

$$W_d = \sqrt{\frac{2\epsilon V_{bi}}{qN_D}} \tag{6.3}$$

where  $\chi$  is the electron affinity,  $\Phi_n$  is the energy difference between Fermi level and conduction band. The theoretical band offset was calculated to be 0.6 eV from the difference of the electron affinity of GaN (4.1 eV) and Ga<sub>2</sub>O<sub>3</sub> (3.5 eV) [207], [208], respectively. However, this band offset is almost always different from the theoretical calculation in practice due to the interface dipoles [209].

## 6.4 Bonding with a ZnO Interlayer

As discussed earlier, the direct bonding of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and N-polar GaN substrates was successfully demonstrated. The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/GaN surfaces were atomically bonded without any readily identifiable loss in crystalline quality at the interface. The bonding area was only ~40% on (001) plane and almost 100% on (-201) plane. However, the bonded sample was very sensitive to the thermal treatment even though the ramping rate was as low as 2 °C/min. This hinders the fabrication of the BAVET devices as the lithography (pre- and post-baking of photoresist) is involved. Additionally, a large barrier between GaN and Ga<sub>2</sub>O<sub>3</sub> prevents current flow which would be problematic for a device like BAVET. Hence, in order to increase the process window to ultimately develop large-scale wafer-bonding of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and N-polar GaN, ultra-high quality chemical mechanical polishing (CMP) or additional "glue" layer at the interface may need to be utilized to



Figure 6.14 Energy level diagram of Ga<sub>2</sub>O<sub>3</sub>, GaN and ZnO.

enhance the bonding uniformity and strength. **Figure 6.14** shows the theoretical energy level diagram of Ga<sub>2</sub>O<sub>3</sub>, GaN and ZnO. The conduction band offsets between Ga<sub>2</sub>O<sub>3</sub> and ZnO, and between GaN and ZnO are 1.3 eV and 0.7 eV, respectively [207], [208], [210]. In the second part of the Chapter 6, I used ZnO as a "glue" layer and investigated the temperature-dependent I-V characteristics of Ga<sub>2</sub>O<sub>3</sub>/ZnO/GaN test structure varying temperature from room temperature to 650 K. Additionally, the impact of high temperature annealing at 600 °C, 900 °C and 1100 °C in N<sub>2</sub> on the I-V characteristics was also investigated.

# 6.4.1 Experimental Details

Commercially available 680  $\mu$ m-thick UID (-201)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate (carrier concentration ~2.3×10<sup>17</sup> cm<sup>-3</sup> and on-axis 413  $\mu$ m-thick N-polar (0001) GaN substrates (carrier concentration ~1×10<sup>18</sup> cm<sup>-3</sup>)) were again used for this work. The surface morphology is depicted in **Fig. 6.9**. The wafers were then cleaved into 5×5mm<sup>2</sup> or 10×10mm<sup>2</sup> pieces. **Figure 6.15** shows the schematic process flow of the bonding of N-polar GaN and Ga<sub>2</sub>O<sub>3</sub> substrates with a ZnO interlayer. Both 5×5



Figure 6.15 Schematic process flow of heterogeneous integration of N-polar GaN and  $Ga_2O_3$  substrates with ZnO interlayer deposited by atomic layer deposition at 200 °C.



Figure 6.16 Cross-sectional schematic of the (-201) Ga<sub>2</sub>O<sub>3</sub> /ZnO/N-polar

mm<sup>2</sup> GaN and 10×10 mm<sup>2</sup> Ga<sub>2</sub>O<sub>3</sub> substrates were cleaned in acetone, isopropyl alcohol, and deionized water with ultra-sonication, followed by soaking in buffered hydrofluoric acid (BHF) for 30 seconds. The samples were then loaded immediately into the ALD chamber to minimize any surface contamination. 10 nm-thick ZnO was deposited on both N-polar GaN and (-201) Ga<sub>2</sub>O<sub>3</sub> samples via thermal-ALD at 200 °C using Diethyl Zinc (DEZ) and water as the precursors. The thickness of ZnO film was measured using a Woollam M-2000 Ellipsometer on a Si monitor piece which was deposited in the same ALD chamber simultaneously with GaN and Ga<sub>2</sub>O<sub>3</sub> samples. Next, the Ga<sub>2</sub>O<sub>3</sub> and GaN samples were placed into contact with each other and transferred to an EVG 510 bonding chamber. The bonding was conducted at 550 °C under a pressure of 4 MPa in vacuum for 3 hours. After bonding, Ti/Au (20/200 nm) was deposited on both the front and back sides of the sample. To investigate the impact of post-annealing temperature on the quality of bonding interfaces, the N-polar GaN/ZnO/Ga<sub>2</sub>O<sub>3</sub> test structure was annealed in N<sub>2</sub> for 30 minutes at various temperatures of 600 °C, 900 °C and 1100 °C with ramping up and down rates of 2 °C/min. It is very important to note that this low ramp rate was employed in order to minimize the void formation during annealing. As mentioned in the previous section, the ramping rate of 20 °C/min could easily create voids at the bonded interface especially for heterogeneous direct bonded samples

without any "glue" layer (**Fig. 6.7**). The cross-sectional schematic of the test structure is shown in **Fig. 6.16**.



## 6.4.2 Characterization of GaN/ZnO/Ga<sub>2</sub>O<sub>3</sub> Bonded Structure

Figure 6.17 Optical (a) top-view and (b) side-view images of  $10 \times 10 \text{ mm}^2$  (-201) Ga<sub>2</sub>O<sub>3</sub> bonded with  $5 \times 5 \text{ mm}^2$  (0001) N-polar GaN substrates with a ZnO interlayer. The surfaces were 100% bonded.

**Figure 6.17** shows the optical image of Ga<sub>2</sub>O<sub>3</sub> (-201) bonded with on-axis N-polar GaN substrate. In our previous works, we demonstrated the direct bonding of Ga<sub>2</sub>O<sub>3</sub> and N-polar GaN. Around 40% contact area was bonded and Newton's rings were observed where the surfaces were not in contact with each other [211]. Here, the surfaces were fully bonded. No Newton's rings were observed on the sample indicating a flat and clean interface. The 100% bonding area in this work is probably attributed to the ZnO "glue" layer, by which the bonding uniformity can be improved by the homogeneous ZnO surfaces at the bonding interface of ZnO/Ga<sub>2</sub>O<sub>3</sub> and ZnO/GaN. Additionally, the hardness of ALD-ZnO thin film was reported to be 5.6 GPa [212], which is significantly lower than, the hardness of GaN (10.2 GPA) and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (8.9 GPa) [213], [214]. The soft 20-nm thick ZnO interlayer can probably compensate the nano-roughness on the surface, resulting in a flatter surface during bonding compared with the direct bonding.





Figure 6.18 I-V-T characteristics measured at temperatures from 300 K to 650 K with step increment of 25 K for the test structure of  $Ga_2O_3/ZnO/N$ -polar GaN (a) in semi-log scale (b) in linear-scale. 5(c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement. (d) I-V-T characteristics in semi-log scale measured after 48 hrs on the test structure of  $Ga_2O_3/ZnO/N$ -polar GaN (schottky behavior).
of 25 K. For these measurements,  $Ga_2O_3$  was grounded, and the bias was applied to GaN. The asbonded sample demonstrated a Schottky behavior, suggesting a barrier between GaN and  $Ga_2O_3$ , with more current flowing from  $Ga_2O_3$  to GaN (forward bias) compared with that flowing from



Figure 6.19 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after annealing at 600 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after 600 °C.

GaN to  $Ga_2O_3$  (reverse bias). As the measurement temperature increased, the turn-on voltage decreased, as expected for enhanced thermionic emission over the Schottky contact, at higher temperatures. A Schottky barrier of around 0.40 eV was extracted from the Richardson model. The



Figure 6.20 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after annealing at 900 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after 900 °C.

test structure was measured again at room temperature after measurements were performed up to 650K to determine whether high temperature measurements affected the device performance. As shown in **Fig. 6.18(c)**, the test structure showed deviation of I-V curves before and after temperature-dependent measurements (up to 650 K) as compared in **Fig. 6.18(c)** and showed close to an ohmic behavior after the device was cooled down to room temperature and was measured again. However, the I-V characteristics almost recovered to its initial Schottky-like behavior after 48 hrs. This could be explained by the occupancy of ultra-slow traps in amorphous ALD-ZnO relaxing over time.

After annealing at 600 °C in N<sub>2</sub> for 30 min, the I-V curves showed more ohmic-like behaviors in both heating up (from 300 K to 650 K) and cooling down (650 K to 300 K) measurements (**Fig. 6.19(a) and (b)**). The maximum current density of 0.02 A/cm<sup>2</sup> at V<sub>bias</sub> = 6 V on a test structure with ~5×5 mm<sup>2</sup> bonded area was measured at room temperature. The current density biased at negative voltage was increased to be a similar level to that biased at positive voltage. Then, the test structure was again measured at room temperature at the end of cooling down measurements performed from 650 K to 300 K. **Figure 6.19(c)** shows less current deviation before and after high temperature measurement compared with **Fig. 6.18(c)**. This motivates us to further anneal the devices at a higher temperature.

Surprisingly, further increasing the annealing temperature to 900 °C caused a substantial change in the I-V-T characteristics as shown in **Fig. 6.20(a) and (b)**. A significant conduction band barrier of ~ 0.21 eV occurred at the GaN/ZnO interface. High temperature measurement leads to a temporary increase in the current flowing from  $Ga_2O_3$  to GaN at positive voltage bias, whereas less current deviation was measured when flowing from GaN to  $Ga_2O_3$  at negative voltage bias, as shown in both **Fig. 6.20(b) and (c)**.

**Figures 6.21(a) and (b)** present the I-V-T characteristics of test structure measured from 300 K to 650 K and from 650 K to 300 K after 1100 °C annealing. The device demonstrated the ohmic-like characteristics. This time, only little shift of I-V curves under both positive and negative



Figure 6.21 I-V-T characteristics in semi-log scale measured at temperatures (a) from 300 K to 650 K and (b) from 650 K to 300 K with step increment of 25 K for the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after annealing at 1100 °C. (c) I-V characteristics in semi-log scale taken at 300 K before and after temperature-dependent measurement on the test structure of Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN after 1100 °C.

voltage biases could be observed with subsequently elevated temperatures ramped up to 650 K and then ramped back down to 300 K. The maximum current density of 1.24 A/cm<sup>2</sup> at V<sub>bias</sub> = 6 V was measured on a test structure with ~  $2\times2$  mm<sup>2</sup> bonded area. Please note that the GaN/ZnO/Ga<sub>2</sub>O<sub>3</sub> sample was partially debonded during annealing at 1100 °C. The resistance of 65  $\Omega$  were achieved at room temperature. As shown in **Fig. 6.21(c)**, the device almost preserved its I-V characteristics after high temperature measurement, exhibiting the annihilation/suppression of slow traps at the interface by 1100 °C annealing in N<sub>2</sub>.

To understand what caused the barrier lowering, TEM and EDS element mapping were performed on the GaN/ZnO/Ga<sub>2</sub>O<sub>3</sub> test structure after annealing at 1100 °C. The specimens for STEM characterization were prepared by dicing followed by micro-sampling method using a Thermo-Fisher G4 650 Xe plasma dual-beam FIB instrument. As shown in **Figs. 6.22** and **6.23**, the ZnO interlayer is fully crystallized having a Wurtzite crystal structure as if it has been grown



Figure 6.22 The HRTEM image was taken with the GaN crystal aligned along its [11-20]. It shows that the ZnO grown on GaN has been fully crystallized. There is a "gap" between the two ZnO layers.



Figure 6.23 This HRTEM image was taken with the  $Ga_2O_3$  crystal aligned along its [010]. It shows that the ZnO grown on  $Ga_2O_3$  has been fully crystallized. There is a "gap" between the two ZnO layers.

epitaxially. In addition, ZnO is separated in two sections. The part attached to GaN has a thickness of 15.3 nm whereas the part attached to Ga<sub>2</sub>O<sub>3</sub> has a thickness of 32.6 nm. This is surprising because ZnO films with equal thicknesses of 10 nm were deposited on GaN and Ga<sub>2</sub>O<sub>3</sub> by ALD. The reason could be an increase in the volume due to the crystallization and reordering of atoms. Additionally, the ZnO attached GaN has a different crystal orientation compared with that of the ZnO attached to Ga<sub>2</sub>O<sub>3</sub>. This could be because ZnO crystallization process starts from two sides; one side that has interface with GaN and one side that has interface with Ga<sub>2</sub>O<sub>3</sub>, and since the underlying "seed" crystal has different orientations, ZnO crystallizes in two different orientations. We surmise that the shear stress caused by two different crystal orientations of ZnO results in the observed separation of the ZnO film. This means that instead of bonded interface being the plane of debonding as one may expect, the ZnO cracked and separated at the point where the two ZnO films with different crystal orientations meet. **Figure 6.24** shows the dark field and bright field of STEM and various



Figure 6.24 High-angle annular dark field (HAADF), bright-field (BF) scanning transmission electron microscopy (STEM), and element mapping.

element mappings. As shown in **Fig. 6.24(c)**, Ga has diffused into ZnO. Ga is a shallow n-type doping for ZnO and so this could lead to the ZnO becoming n-type, which combined with an intermixing of the interface can be contributing reasons for the barrier between GaN and  $Ga_2O_3$  to be reduced as witnessed from the I-V characteristics.

To characterize the trap density in the Ga<sub>2</sub>O<sub>3</sub>/ZnO/GaN bonded structure after the crystallization of ZnO, the pulsed I-V measurements were performed on the test structure. The waveform of the pulsed voltage is shown in **Fig. 6.25(a)**. The voltage peak amplitude was swept from -6 to 6 V with a step size of 100 mV. The base voltage and pulse period used for the pulsed I-V measurements were 0 V and 10 ms, respectively. The rise and fall time were both 100 ns. Various pulse widths of 5, 10, 20, 50 and 100  $\mu$ s were set in the measurement. The measurement was taken at the end of each pulse width (~5  $\mu$ s).

**Figure 6.25(b)** presents the pulsed I-V characteristics measured at room temperature. Since coplanar waveguide probes with ground-signal-ground (GSG) could not be used on these devices,



Figure 6.25 (a) Pulsed voltage waveform used for pulsed I-V measurement (b) DC and pulsed I-V characteristics with various pulse widths of 5, 10, 20, 50 and 100  $\mu$ s.

the needle probes were instead used which caused noise valleys in the I-V curves. The pulsed current was slightly lower than that of the DC current which indicates the existence of traps at the interface/bulk. Additionally, although the DC I-V characteristics was ohmic-like, a turn-on voltage was observed on the pulsed I-V profile. This "trap-filled limit voltage" means that until a certain voltage, the supplied current only fills the traps in ZnO, once all traps are filled, the current can pass through the junction and that could be the reason for a sharp jump in the current at a certain voltage (V<sub>TFL</sub>). The average bulk trap density was estimated to be  $4 \times 10^{18}$  cm<sup>-3</sup> using the following equation:

$$\frac{qN_tL^2}{2\epsilon} = V_{TFL} \tag{6.4}$$

where L is the ZnO thickness and  $N_t$  is trap density (assumed to be uniform).

# 6.5 Summary

In the first part of this chapter,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and N-polar GaN substrate activated with acid and atmospheric plasma treatment were directly bonded by annealing at 200-400 °C under vacuum condition. Post-annealing at temperatures higher than 700°C increases the area of voids at bonded interfaces. This could be explained by a high ramp up rate (20 °C/min) which leads to the void generation caused by the large difference between the thermal expansion coefficient of GaN and Ga<sub>2</sub>O<sub>3</sub>. The analysis of interface structures revealed that the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/GaN surfaces were atomically bonded without any loss in crystalline quality. In the second part of this chapter, using a 20-nm thick ALD ZnO as a "glue" layer helped to achieve a fully bonded interface. No Newton's rings were observed on the sample which indicates a flat and clean bonded interface. Extensive temperature-dependent I-V measurements were conducted on the as-bonded Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN test structure and after annealing at 600, 900 and 1100 °C. A consistently ohmic-like characteristic was achieved by annealing the bonded wafers at 1100 °C in N<sub>2</sub>, which is probably due to crystallization of ZnO and diffusion of Ga into ZnO which makes it n-type doped. An average bulk trap density of  $4 \times 10^{18}$  cm<sup>-3</sup> were quantified using pulsed I-V measurements.

#### **Chapter 7 Conclusion and Future Work**

# 7.1 Summary of Current Work

The research presented here was focused on the understanding and resolving the fundamental issues severely limiting the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> high power transistors by a combination of device design, fabrication process and materials growth techniques.

An introduction into the high power applications and suitable material candidates were presented in Chapter 1. The Ga<sub>2</sub>O<sub>3</sub> material system is unique in that it has an ultra-wide bandgap (4.8 eV), high breakdown field (~8MV/cm), and a relatively wide n-type doping range  $(10^{16}-10^{20} \text{ cm}^{-3})$ . Additionally, the melt growth techniques are available for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to produce high-quality low-cost substrate. Current progress in Ga<sub>2</sub>O<sub>3</sub> based power transistors in various device geometries were also discussed.

Chapter 2 investigated the impact of temperature on the electrical characteristics of  $Ga_2O_3$  trench SBDs compared with and regular SBDs fabricated on the same wafer. The trench SBDs showed superior thermal stability when devices operated at high temperatures up to 650 K. The trench SBDs were maintained highly rectifying (ON/OFF current ratio 10<sup>5</sup>) performance at 650 K, which was four orders of magnitude higher than that in the regular diodes. I-V characteristics of the trench SBDs were recovered when the sample was cooled to room temperature after high temperature measurements, whereas the I-V characteristics of the regular SBDs were degraded. The results archived in the work showed promises for the development of the emerging  $Ga_2O_3$  technology with potential applications in harsh environments.

Chapter 3 reported two gate dielectrics  $Al_2O_3$  and AlSiO for enabling high-performance  $Ga_2O_3$  FETs. MOSCAPs were fabricated and the deep UV-assisted capacitance-voltage measurements were developed to characterize the interfacial and bulk properties of dielectrics. Various surface pre-treatment and post-metallization techniques were compared. An average interface state density of  $6.63 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup> was quantified on MOCVD-grown AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs, which is half of that measured on ALD-deposited  $Al_2O_3/Ga_2O_3$  MOSCAPs. Furthermore, the critical electric field of gate dielectric AlSiO was enhanced up to 8.2 MV/cm by post-metallization annealing at 350 °C. This record-high value is even higher than that of underlying Ga<sub>2</sub>O<sub>3</sub> (8 MV/cm), which is helpful for taking advantage of the full potential of Ga<sub>2</sub>O<sub>3</sub> for high power applications.

Chapter 4 presented switching performance analysis of a novel normally-off  $3.5 \text{ kV} \beta$ -Ga<sub>2</sub>O<sub>3</sub> power FinFET using Silvaco TCAD simulation platform. For the first time, the impact of electron mobility in the channel and drift region, substrate thickness and fin width/pitch size ratio on the off-state capacitances and switching performance were studied. The total power loss of the input power at frequency of 200 kHz was reduced 82.2% for the demonstrated device structure with fully-filled inter-fin design. These findings provided helpful insights for design and fabrication of Ga<sub>2</sub>O<sub>3</sub> FinFETs with enhanced switching performance for low-waste power conversion applications.

Chapter 5 developed inductively-coupled plasma dry etching technique for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. For the first time, the high etch-rate etching conditions with low surface damage and smooth etch surface morphology was achieved for  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. The effect of BCl<sub>3</sub>/Cl<sub>2</sub>/Ar gas ratio, bias and plasma powers and chamber pressure on etch rate, surface roughness and mask selectivity were investigated. In contrast to previous dry etching studies on GaN, and similar to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, BCl<sub>3</sub> was found to be more effective than  $Cl_2$  to etch  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub>. Additionally, the synergistic effect of  $Cl_2$  and BCl<sub>3</sub> performs better than pure  $Cl_2$  or BCl<sub>3</sub> in the ICP system. The Si<sub>3</sub>N<sub>4</sub> hard mask showed the highest resistance to BCl<sub>3</sub>-based etching compared to SiO<sub>2</sub> and photoresist.

In order to address the main challenges of Ga<sub>2</sub>O<sub>3</sub> such as its relatively low electron mobility and current unavailability of p-type doping, for the first time, the heterogeneous integration of Npolar GaN and Ga<sub>2</sub>O<sub>3</sub> substrates were demonstrated in Chapter 6. The TEM analysis of interface structures revealed that the Ga<sub>2</sub>O<sub>3</sub>/GaN surfaces were atomically direct bonded without any loss in crystalline quality. Using a 20-nm thick ALD-ZnO as a "glue" layer helped to achieve a fully bonded interface. No Newton's rings were observed on the sample which indicates a flat and clean bonded interface. Extensive temperature-dependent I-V measurements were conducted on the asbonded Ga<sub>2</sub>O<sub>3</sub>/ZnO/N-polar GaN test structure and after annealing at 600, 900 and 1100 °C. A consistently ohmic-like characteristics was achieved by annealing the bonded wafers at 1100 °C in N<sub>2</sub>. The integration of Ga<sub>2</sub>O<sub>3</sub> and N-polar GaN substrates is promising for the development of novel GaN/Ga<sub>2</sub>O<sub>3</sub> higher power RF devices with high gain and efficiency at higher voltages combining the merits of both GaN and Ga<sub>2</sub>O<sub>3</sub>.

## 7.2 Future Work

The results of this dissertation have expanded the available knowledge of Ga<sub>2</sub>O<sub>3</sub>-based power devices and have opened avenues for future work. I suggest several ideas for future researchers to pursue in the hopes of furthering energy security and sustainability for the benefit of society:

### 1. Ga<sub>2</sub>O<sub>3</sub> power FinFETs

(i) Channel mobility after dry etching - Dry etching damage during mesa isolation and device processing causes surface roughness and interface-trapped charge that are detrimental for

device operation. Different techniques such as wet etching, MBE polishing and regrowth, and dielectric passivation can be utilized to eliminate the dry etching damage on the  $Ga_2O_3$  and improve the channel mobility of the devices.

(ii) AlSiO as a gate dielectric - MOCVD-grown AlSiO was proposed for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in this dissertation. The negligible hysteresis, low interfacial trap density, low leakage current, and high breakdown electric field were achieved on AlSiO/Ga<sub>2</sub>O<sub>3</sub> MOSCAPs. TEM/SIMS analysis can be performed on the of AlSiO/Ga<sub>2</sub>O<sub>3</sub> interface to identify the structural cause of low interface states. This AlSiO gate dielectric can also be utilized in the FinFET devices.

(iii) Device geometry - The TCAD simulation results showed that the Ga<sub>2</sub>O<sub>3</sub> power FinFET with a thicker Al<sub>2</sub>O<sub>3</sub> dielectric in the planar regions and low-k SiO<sub>2</sub> fully-filling the inter-fin area can achieve smaller junction capacitances and superior switching performances. The device design developed in the dissertation can be easily incorporated into the Ga<sub>2</sub>O<sub>3</sub> FinFET processing. For example, the fully-filled SiO<sub>2</sub> layer in the inter-fin area can be uniformly deposited by tetraethylorthosilicate (TEOS)-PECVD. The thicker Al<sub>2</sub>O<sub>3</sub> (or AlSiO) dielectric in the planar regions can be achieved by adding additional step of planarization.

# 2. Ga<sub>2</sub>O<sub>3</sub>/GaN BAVETs

Composite device structures with  $Ga_2O_3/GaN$  can enable new frontiers of technological advancements by utilizing high voltage blocking capability of  $Ga_2O_3$  and high mobility and thermal capability of GaN. However, this is a mammoth task since the  $Ga_2O_3/GaN$  bonded interface has to be pristine and the barrier to electron transport need to be minimized. Schottky diodes can be fabricated as a second test structure on n<sup>-</sup> GaN/n<sup>-</sup> Ga<sub>2</sub>O<sub>3</sub> bonded materials. Temperature-dependent C-V, I-V and DLTS can be utilized to characterize the bonding interface

states. Surface-activating treatments and annealing in  $H_2$ ,  $N_2$ , forming gas and/or  $O_2$  can be further explored to improve the interface quality.

# **Bibliography**

- [1] B. Ozpineci, "Power Electronics for Distributed Energy Systems and Transmission and Distribution Applications: Assessing the Technical Needs for Utility Applications," 2005.
- [2] R. Ericson, Fundamentals of Power Electronics. 2001.
- [3] B. J. Baliga, Fundamentals of Power Semiconductor Devices. 2008.
- [4] F. E. Holmes and C. A. T. Salama, "VMOS-A new MOS integrated circuit technology," *Solid State Electron.*, vol. 17, no. 8, pp. 791-797, Aug. 1974.
- [5] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*. Cham: Springer International Publishing, 2019.
- [6] D. Ueda, H. Takagi, and G. Kano, "A new vertical power MOSFET structure with extremely reduced on-resistance," *IEEE Trans. Electron Devices*, vol. 32, no. 1, pp. 2-6, Jan. 1985.
- [7] Y. Xiong, X. Cheng, X. Wang, P. Kumar, L. Guo, and Z. J. Shen, "Performance Analysis of Trench Power MOSFETs in High-Frequency Synchronous Buck Converter Applications," *Int. J. Power Manag. Electron.*, vol. 2008, pp. 1-9, Jun. 2008.
- [8] W. Shockley, "The path to the conception of the junction transistor," *IEEE Trans. Electron Devices*, vol. 23, no. 7, pp. 597-620, Jul. 1976.
- [9] M. S. Adler, K. W. Owyang, B. Jayant Baliga, and R. A. Kokosa, "The Evolution of Power Device Technology," *IEEE Trans. Electron Devices*, vol. 31, no. 11, pp. 1570-1591, 1984.
- [10] S. J. Pearton *et al.*, "A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices," *Applied Physics Reviews*, vol. 5, no. 1. AIP Publishing LLC, p. 011301, 11-Mar-2018.
- [11] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal-semiconductor field-effect transistors on single-crystal β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates," *Appl. Phys. Lett.*, vol. 100, no. 1, p. 013504, Jan. 2012.
- [12] H. Masataka *et al.*, "Recent progress in Ga<sub>2</sub>O<sub>3</sub> power devices," *Semicond. Sci. Technol.*, vol. 31, no. 3, p. 34001, 2016.
- [13] D. Shinohara and S. Fujita, "Heteroepitaxy of corundum-structured α-Ga<sub>2</sub>O<sub>3</sub> thin films on α-Al<sub>2</sub>O<sub>3</sub> substrates by ultrasonic mist chemical vapor deposition," *Jpn. J. Appl. Phys.*, vol. 47, no. 9 PART 1, pp. 7311-7313, 2008.
- [14] K. Kaneko, T. Nomura, and S. Fujita, "Corundum-structured α-phase Ga<sub>2</sub>O<sub>3</sub>-Cr<sub>2</sub>O<sub>3</sub>-Fe<sub>2</sub>O<sub>3</sub> alloy system for novel functions," *Phys. Status Solidi Curr. Top. Solid State Phys.*, vol. 7, no. 10, pp. 2467-2470, 2010.
- [15] K. Kaneko, T. Nomura, I. Kakeya, and S. Fujita, "Fabrication of highly crystalline corundum-structured α-(Ga<sub>1-x</sub>Fe<sub>x</sub>)<sub>2</sub>O<sub>3</sub> alloy thin films on sapphire substrates," *Appl. Phys. Express*, vol. 2, no. 7, pp. 8-11, 2009.
- [16] S. F. and K. K. Igawa, Takuto, "Ground breaking work on gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) normallyoff transistor," 2018.
- [17] K. Fujito, S. Kubo, H. Nagaoka, T. Mochizuki, H. Namita, and S. Nagao, "Bulk GaN crystals grown by HVPE," *J. Cryst. Growth*, vol. 311, no. 10, pp. 3011-3014, May 2009.

- [18] P. Schuh, F. La Via, M. Mauceri, M. Zielinski, and P. J. Wellmann, "Growth of large-area, stress-free, and bulk-like 3C-SiC (100) using 3C-SiC-on-Si in vapor phase growth," *Materials (Basel).*, vol. 12, no. 13, Jul. 2019.
- [19] E. Ahmadi and Y. Oshima, "Materials issues and devices of  $\alpha$  and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," *J. Appl. Phys.*, vol. 126, no. 16, p. 160901, Oct. 2019.
- [20] A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, "High-quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals grown by edge-defined film-fed growth," *Jpn. J. Appl. Phys.*, vol. 55, no. 12, p. 1202A2, Dec. 2016.
- [21] Y. Tomm, P. Reiche, D. Klimm, and T. Fukuda, "Czochralski grown Ga<sub>2</sub>O<sub>3</sub> crystals," *J. Cryst. Growth*, vol. 220, no. 4, pp. 510-514, Dec. 2000.
- [22] E. G. Villora, K. Shimamura, Y. Yoshikawa, K. Aoki, and N. Ichinose, "Large-size β-Ga<sub>2</sub>O<sub>3</sub> single crystals and wafers," *J. Cryst. Growth*, vol. 270, no. 3-4, pp. 420-426, Oct. 2004.
- [23] K. Hoshikawa, E. Ohba, T. Kobayashi, J. Yanagisawa, C. Miyagawa, and Y. Nakamura, "Growth of β-Ga<sub>2</sub>O<sub>3</sub> single crystals using vertical Bridgman method in ambient air," J. Cryst. Growth, vol. 447, pp. 36-41, Aug. 2016.
- [24] A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, "High-quality β-Ga<sub>2</sub>O<sub>3</sub> single crystals grown by edge-defined film-fed growth," *Jpn. J. Appl. Phys.*, vol. 55, no. 12, p. 1202A2, Dec. 2016.
- [25] H. Aida, K. Nishiguchi, H. Takeda, N. Aota, K. Sunakawa, and Y. Yaguchi, "Growth of β-Ga<sub>2</sub>O<sub>3</sub> Single Crystals by the Edge-Defined, Film Fed Growth Method," *Jpn. J. Appl. Phys.*, vol. 47, no. 11, pp. 8506-8509, Nov. 2008.
- [26] "Start mass production of φ 2 inch gallium oxide epitaxial wafer | Novel Crystal Technology, Inc." [Online]. Available: https://www.novelcrystal.co.jp/eng/2017/58/. [Accessed: 03-Jan-2022].
- [27] A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, "High-quality β-Ga<sub>2</sub>O<sub>3</sub> single crystals grown by edge-defined film-fed growth," *Jpn. J. Appl. Phys.*, vol. 55, no. 12, p. 1202A2, Dec. 2016.
- [28] T. Kawaharamura, G. T. Dang, and M. Furuta, "Successful growth of conductive highly crystalline Sn-doped α-Ga<sub>2</sub>O<sub>3</sub> thin films by fine-channel mist chemical vapor deposition," *Jpn. J. Appl. Phys.*, vol. 51, no. 4 PART 1, pp. 2-5, 2012.
- [29] J. P. Remeika and M. Marezio, "Growth of α-Ga<sub>2</sub>O<sub>3</sub> single crystals at 44 kbars," *Appl. Phys. Lett.*, vol. 8, no. 4, pp. 87-88, Nov. 1966.
- [30] Z. (Ashley) Jian, K. Khan, and E. Ahmadi, "β-(Al,Ga)<sub>2</sub>O<sub>3</sub> for High Power Applications A Review on Material Growth and Device Fabrication," *Int. J. High Speed Electron. Syst.*, vol. 28, no. 01n02, p. 1940006, Mar. 2019.
- [31] K. D. Chabak *et al.*, "Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> wrap-gate fin field-effect transistors on native (100) β-Ga<sub>2</sub>O<sub>3</sub> substrate with high breakdown voltage," *Appl. Phys. Lett.*, vol. 109, no. 21, 2016.
- [32] M. H. Wong, Y. Nakata, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Enhancementmode Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Si-ion-implanted source and drain," *Appl. Phys. Express*, vol. 10, no. 4, p. 041101, Apr. 2017.
- [33] K. Chabak *et al.*, "Gate-recessed, laterally-scaled β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs with high-voltage enhancement-mode operation," in *Device Research Conference - Conference Digest, DRC*, 2017, vol. 38, no. 1, pp. 1-2.
- [34] K. D. Chabak *et al.*, "Recessed-Gate Enhancement-Mode β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 67-70, 2018.

- [35] Y. Zhang, Z. Xia, C. Joishi, and S. Rajan, "Design and Demonstration of (Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> Double Heterostructure Field Effect Transistor (DHFET)," 2018 76th Device Res. Conf., vol. 0976, no. 2017, pp. 12, 2018.
- [36] Y. Zhang, C. Joishi, Z. Xia, M. Brenner, S. Lodha, and S. Rajan, "Demonstration of β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> double heterostructure field effect transistors," *Appl. Phys. Lett.*, vol. 112, no. 23, p. 233503, Jun. 2018.
- [37] Y. Zhang *et al.*, "MOCVD grown epitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin film with an electron mobility of 176 cm<sup>2</sup>/V·s at room temperature," *APL Mater.*, vol. 7, no. 2, 2019.
- [38] E. Ahmadi *et al.*, "Demonstration of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub> / $\beta$ -Ga<sub>2</sub>O<sub>3</sub> modulation doped fieldeffect transistors with Ge as dopant grown via plasma-assisted molecular beam epitax," *Appl. Phys. Express*, vol. 10, no. 7, p. 071101, Jul. 2017.
- [39] C. Joishi *et al.*, "Breakdown characteristics of β-(Al<sub>0.22</sub>Ga<sub>0.78</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> field-plated modulation doped field effect transistors with SiNx passivation," *IEEE Electron Device Lett.*, vol. PP, no. 010, pp. 1-1, 2019.
- [40] M. H. Wong *et al.*, "First demonstration of vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET: Planar structure with a current aperture," in *Device Research Conference - Conference Digest, DRC*, 2017, vol. 95, no. 2004, pp. 4-5.
- [41] M. H. Wong *et al.*, "Acceptor doping of β-Ga<sub>2</sub>O<sub>3</sub> by Mg and N ion implantations," *Appl. Phys. Lett.*, vol. 113, no. 10, 2018.
- [42] A. T. Neal *et al.*, "Donors and deep acceptors in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 062101, no. July, pp. 1-6, 2018.
- [43] W. Li, K. Nomoto, Z. Hu, T. Nakamura, D. Jena, and H. G. Xing, "Single and multi-fin normally-off Ga<sub>2</sub>O<sub>3</sub> vertical transistors with a breakdown voltage over 2.6 kV," in 2019 IEEE International Electron Devices Meeting (IEDM), 2019, vol. 2019-Decem, no. 24, pp. 12.4.1-12.4.4.
- [44] M. Mohamed, K. Irmscher, C. Janowitz, Z. Galazka, R. Manzke, and R. Fornari, "Schottky barrier height of Au on the transparent semiconducting oxide β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 101, no. 13, 2012.
- [45] W. Schottky, "Zur Halbleitertheorie der Sperrschicht- und Spitzengleichrichter," Zeitschrift für Phys., vol. 113, no. 5-6, pp. 367-414, May 1939.
- [46] N. F. Mott and F. R. S. H. H. Wills Physical, "The theory of crystal rectifiers," *Proc. R. Soc. London. Ser. A. Math. Phys. Sci.*, vol. 171, no. 944, pp. 27-38, May 1939.
- [47] C. Hou, R. M. Gazoni, R. J. Reeves, and M. W. Allen, "Oxidized Metal Schottky Contacts on (010) β-Ga<sub>2</sub>O<sub>3</sub>," *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 337-340, Feb. 2019.
- [48] M. Alonso, R. Cimino, and K. Horn, "Surface photovoltage effects in photoemission from metal-GaP(110) interfaces: Importance for band bending evaluation," *Phys. Rev. Lett.*, vol. 64, no. 16, pp. 1947-1950, Apr. 1990.
- [49] Q. He *et al.*, "Schottky barrier diode based on β-Ga<sub>2</sub>O<sub>3</sub> (100) single crystal substrate and its temperature-dependent electrical characteristics," *Appl. Phys. Lett.*, vol. 110, no. 9, p. 093503, Feb. 2017.
- [50] Z. Zhang, E. Farzana, A. R. Arehart, and S. A. Ringel, "Deep level defects throughout the bandgap of (010) β-Ga<sub>2</sub>O<sub>3</sub> detected by optically and thermally stimulated defect spectroscopy," *Appl. Phys. Lett.*, vol. 108, no. 5, p. 052105, Feb. 2016.
- [51] Z. Hu *et al.*, "Field-Plated Lateral β-Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode with High Reverse Blocking Voltage of More Than 3 kV and High DC Power Figure-of-Merit of 500 MW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 39, no. 10, pp. 1-1, 2018.

- [52] J. Yang, F. Ren, M. Tadjer, S. J. Pearton, and A. Kuramata, "Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers with 1 ampere forward current, 650 V reverse breakdown and 26.5 MW.cm<sup>-2</sup> figure-of-merit," *AIP Adv.*, vol. 8, no. 5, 2018.
- [53] K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes Fabricated by Using Single-Crystal β-Ga<sub>2</sub>O<sub>3</sub> (010) Substrates," *IEEE Electron Device Lett.*, vol. 34, no. 4, pp. 493-495, Apr. 2013.
- [54] J. Yang *et al.*, "High reverse breakdown voltage Schottky rectifiers without edge termination on Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 110, no. 19, p. 192101, May 2017.
- [55] J. Yang, F. Ren, M. Tadjer, S. J. Pearton, and A. Kuramata, "2300V Reverse Breakdown Voltage Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers," *ECS J. Solid State Sci. Technol.*, vol. 7, no. 5, pp. Q92-Q96, May 2018.
- [56] C. Lin *et al.*, "Vertical Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes with Guard Ring Formed by Nitrogen-Ion Implantation," *IEEE Electron Device Lett.*, vol. PP, no. c, p. 1, Jul. 2019.
- [57] K. Sasaki *et al.*, "First Demonstration of Ga<sub>2</sub>O<sub>3</sub> Trench MOS-Type Schottky Barrier Diodes," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 783-785, Jun. 2017.
- [58] W. Li *et al.*, "1230 V β-Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes with an ultra-low leakage current of <1 μA/cm<sup>2</sup>," *Appl. Phys. Lett.*, vol. 113, no. 20, p. 202101, Nov. 2018.
- [59] W. Li, K. Nomoto, Z. Hu, D. Jena, and H. G. Xing, "Field-Plated Ga<sub>2</sub>O<sub>3</sub> Trench Schottky Barrier Diodes with a BV<sup>2</sup>/R<sub>on,sp</sub> of up to 0.95 GW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 5, no. 3, pp. 1-1, 2019.
- [60] H. He, M. A. Blanco, and R. Pandey, "Electronic and thermodynamic properties β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 88, no. 26, 2006.
- [61] C. Fares, F. Ren, and S. J. Pearton, "Temperature-Dependent Electrical Characteristics of β-Ga<sub>2</sub>O<sub>3</sub> Diodes with W Schottky Contacts up to 500 °C," *ECS J. Solid State Sci. Technol.*, vol. 8, no. 7, pp. Q3007-Q3012, Dec. 2019.
- [62] Q. He *et al.*, "Schottky barrier diode based on β-Ga<sub>2</sub>O<sub>3</sub> (100) single crystal substrate and its temperature-dependent electrical characteristics," *Appl. Phys. Lett.*, vol. 110, no. 9, p. 093503, Feb. 2017.
- [63] Z. (Ashley) Jian, S. Mohanty, and E. Ahmadi, "Temperature-dependent current-voltage characteristics of β-Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes," *Appl. Phys. Lett.*, vol. 116, no. 15, p. 152104, Apr. 2020.
- [64] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide  $(Ga_2O_3)$  metal-semiconductor field-effect transistors on single-crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) substrates," *Appl. Phys. Lett.*, vol. 100, no. 1, p. 013504, Jan. 2012.
- [65] W. Li, K. Nomoto, Z. Hu, D. Jena, and H. G. Xing, "Fin-channel orientation dependence of forward conduction in kV-class Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes," *Appl. Phys. Express*, vol. 12, no. 6, p. 061007, Jun. 2019.
- [66] E. H. Rhoderick, "Metal-semiconductor contacts," *IEE Proc. I Solid State Electron Devices*, vol. 129, no. 1, p. 1, 1982.
- [67] M. Higashiwaki *et al.*, "Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes with n<sup>-</sup>-Ga<sub>2</sub>O<sub>3</sub> drift layers grown by HVPE," in *Device Research Conference Conference Digest, DRC*, 2015, vol. 2015-Augus, pp. 29-30.
- [68] E. Ahmadi, Y. Oshima, F. Wu, and J. S. Speck, "Schottky barrier height of Ni to β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub> with different compositions grown by plasma-assisted molecular beam epitaxy," *Semicond. Sci. Technol.*, vol. 32, no. 3, p. 035004, Mar. 2017.
- [69] T. Maeda et al., "Temperature dependence of barrier height in Ni/n-GaN Schottky barrier

diode," Appl. Phys. Express, vol. 10, no. 5, p. 051002, May 2017.

- [70] S. Oh, G. Yang, and J. Kim, "Electrical Characteristics of Vertical Ni/β-Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes at High Temperatures," *ECS J. Solid State Sci. Technol.*, vol. 6, no. 2, pp. Q3022-Q3025, Sep. 2017.
- [71] R. T. Tung, "Electron transport of inhomogeneous Schottky barriers," *Appl. Phys. Lett.*, vol. 58, no. 24, pp. 2821-2823, 1991.
- [72] J. L. Freeouf, T. N. Jackson, S. E. Laux, and J. M. Woodall, "Effective barrier heights of mixed phase contacts: Size effects," *Appl. Phys. Lett.*, vol. 40, no. 7, pp. 634-636, Apr. 1982.
- [73] M. A. Laurent, G. Gupta, D. J. Suntrup, S. P. DenBaars, and U. K. Mishra, "Barrier height inhomogeneity and its impact on (Al,In,Ga)N Schottky diodes," *J. Appl. Phys.*, vol. 119, no. 6, p. 064501, Feb. 2016.
- [74] S. Sharma, K. Zeng, S. Saha, and U. Singisetti, "Field-Plated Lateral Ga<sub>2</sub>O<sub>3</sub> MOSFETs With Polymer Passivation and 8.03 kV Breakdown Voltage," *IEEE Electron Device Lett.*, vol. 41, no. 6, pp. 836-839, Jun. 2020.
- [75] P. H. Carey *et al.*, "Band alignment of atomic layer deposited SiO<sub>2</sub> and HfSiO<sub>4</sub> with (-201) β-Ga<sub>2</sub>O<sub>3</sub>," *Jpn. J. Appl. Phys.*, vol. 56, no. 7, p. 071101, Jul. 2017.
- [76] L. Yuan, H. Zhang, R. Jia, L. Guo, Y. Zhang, and Y. Zhang, "Energy-band alignment of (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> gate dielectrics deposited by atomic layer deposition on β-Ga<sub>2</sub>O<sub>3</sub>(-201)," *Appl. Surf. Sci.*, vol. 433, pp. 530-534, Mar. 2018.
- [77] H. Dong *et al.*, "C-V and J-V investigation of HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> bilayer dielectrics MOSCAPs on (100) β-Ga<sub>2</sub>O<sub>3</sub>," *AIP Adv.*, vol. 8, no. 6, p. 065215, Jun. 2018.
- [78] V. D. Wheeler, D. I. Shahin, M. J. Tadjer, and C. R. Eddy, "Band Alignments of Atomic Layer Deposited ZrO<sub>2</sub> and HfO<sub>2</sub> High-k Dielectrics with (-201) β-Ga<sub>2</sub>O<sub>3</sub>," ECS J. Solid State Sci. Technol., vol. 6, no. 2, pp. Q3052-Q3055, Dec. 2017.
- [79] P. H. Carey *et al.*, "Conduction and valence band offsets of LaAl<sub>2</sub>O<sub>3</sub> with (-201) β-Ga<sub>2</sub>O<sub>3</sub>,"
  *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.*, vol. 35, no. 4, p. 041201, Jul. 2017.
- [80] H. N. Masten, J. D. Phillips, and R. L. Peterson, "Ternary Alloy Rare-Earth Scandate as Dielectric for β-Ga<sub>2</sub>O<sub>3</sub> MOS Structures," *IEEE Trans. Electron Devices*, vol. 66, no. 6, pp. 2489-2495, Jun. 2019.
- [81] T. Hashizume, E. Alekseev, D. Pavlidis, K. S. Boutros, and J. Redwing, "Capacitance-voltage characterization of AlN/GaN metal-insulator-semiconductor structures grown on sapphire substrate by metalorganic chemical vapor deposition," *J. Appl. Phys.*, vol. 88, no. 4, pp. 1983-1986, Aug. 2000.
- [82] B. L. Swenson and U. K. Mishra, "Photoassisted high-frequency capacitance-voltage characterization of the Si<sub>3</sub>N<sub>4</sub>/GaN interface," J. Appl. Phys., vol. 106, no. 6, p. 064902, Sep. 2009.
- [83] R. Yeluri, X. Liu, B. L. Swenson, J. Lu, S. Keller, and U. K. Mishra, "Capacitance-voltage characterization of interfaces between positive valence band offset dielectrics and wide bandgap semiconductors," J. Appl. Phys., vol. 114, no. 8, p. 083718, Aug. 2013.
- [84] W. Liu, I. Sayed, J. Georgieva, S. Chan, S. Keller, and U. K. Mishra, "A systematic and quantitative analysis of the bulk and interfacial properties of the AlSiO dielectric on N-polar GaN using capacitance-voltage methods," *J. Appl. Phys.*, vol. 128, no. 7, p. 074101, Aug. 2020.
- [85] W. Liu, I. Sayed, C. Gupta, H. Li, S. Keller, and U. Mishra, "An improved methodology

for extracting interface state density at Si<sub>3</sub>N<sub>4</sub>/GaN," *Appl. Phys. Lett.*, vol. 116, no. 2, p. 022104, Jan. 2020.

- [86] K. Zeng, Y. Jia, and U. Singisetti, "Interface State Density in Atomic Layer Deposited SiO<sub>2</sub>/β-Ga<sub>2</sub>O<sub>3</sub> (-201) MOSCAPs," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 906-909, Jul. 2016.
- [87] T. Kamimura, D. Krishnamurthy, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Epitaxially grown crystalline Al<sub>2</sub>O<sub>3</sub> interlayer on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>(010) and its suppressed interface state density," in *Japanese Journal of Applied Physics*, 2016, vol. 55, no. 12, pp. 1202-1207.
- [88] J. A. Cooper, Jr., "Advances in SiC MOS Technology," Phys. status solidi, vol. 162, no. 1, pp. 305-320, Jul. 1997.
- [89] K. Zeng and U. Singisetti, "Temperature dependent quasi-static capacitance-voltage characterization of SiO<sub>2</sub>/β-Ga<sub>2</sub>O<sub>3</sub> interface on different crystal orientations," *Appl. Phys. Lett.*, vol. 111, no. 12, p. 122108, Sep. 2017.
- [90] H. Zhou, S. Alghamdi, M. Si, G. Qiu, and P. D. Ye, "Al<sub>2</sub>O<sub>3</sub>/β-Ga<sub>2</sub>O<sub>3</sub> (-201) Interface Improvement Through Piranha Pretreatment and Postdeposition Annealing," *IEEE Electron Device Lett.*, vol. 37, no. 11, pp. 1411-1414, Nov. 2016.
- [91] A. Jayawardena, R. P. Ramamurthy, A. C. Ahyi, D. Morisette, and S. Dhar, "Interface trapping in (-201) β-Ga<sub>2</sub>O<sub>3</sub> MOS capacitors with deposited dielectrics," *Appl. Phys. Lett.*, vol. 112, no. 19, p. 192108, May 2018.
- [92] H. N. Masten, J. D. Phillips, and R. L. Peterson, "Effects of high temperature annealing on the atomic layer deposited HfO<sub>2</sub>/β-Ga<sub>2</sub>O<sub>3</sub> (010) interface," J. Appl. Phys., vol. 131, no. 3, p. 035106, Jan. 2022.
- [93] M. H. Wong, H. Murakami, Y. Kumagai, and M. Higashiwaki, "Enhancement-Mode β-Ga<sub>2</sub>O<sub>3</sub> Current Aperture Vertical MOSFETs With N-Ion-Implanted Blocker," *IEEE Electron Device Lett.*, vol. 41, no. 2, pp. 296-299, Feb. 2020.
- [94] Z. Hu et al., "1.6 kV Vertical Ga<sub>2</sub>O<sub>3</sub> FinFETs With Source-Connected Field Plates and Normally-off Operation," in 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2019, vol. 3, no. 001, pp. 483-486.
- [95] M. H. Wong *et al.*, "All-ion-implanted planar-gate current aperture vertical Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Mg-doped blocking layer," *Appl. Phys. Express*, vol. 11, no. 6, p. 064102, Jun. 2018.
- [96] Z. (Ashley) Jian, S. Mohanty, and E. Ahmadi, "Deep UV-assisted capacitance-voltage characterization of post-deposition annealed Al<sub>2</sub>O<sub>3</sub>/β-Ga<sub>2</sub>O<sub>3</sub> (001) MOSCAPs," *Appl. Phys. Lett.*, vol. 116, no. 24, p. 242105, Jun. 2020.
- [97] M. D. Groner, F. H. Fabreguette, J. W. Elam, and S. M. George, "Low-Temperature Al<sub>2</sub>O<sub>3</sub> Atomic Layer Deposition," *Chem. Mater.*, vol. 16, no. 4, pp. 639-645, Feb. 2004.
- [98] T. V. Perevalov *et al.*, "Oxygen deficiency defects in amorphous Al<sub>2</sub>O<sub>3</sub>," *J. Appl. Phys.*, vol. 108, no. 1, p. 013501, Jul. 2010.
- [99] M. Uenuma *et al.*, "Influence of carbon impurities and oxygen vacancies in Al<sub>2</sub>O<sub>3</sub> film on Al<sub>2</sub>O<sub>3</sub>/GaN MOS capacitor characteristics," *AIP Adv.*, vol. 8, no. 10, p. 105103, Oct. 2018.
- [100] I. Iatsunskyi, M. Kempiński, M. Jancelewicz, K. Załęski, S. Jurga, and V. Smyntyna, "Structural and XPS characterization of ALD Al<sub>2</sub>O<sub>3</sub> coated porous silicon," *Vacuum*, vol. 113, pp. 52-58, Mar. 2015.
- [101] H. Jeon and S. Lee, "Characteristics of an Al<sub>2</sub>O<sub>3</sub> Thin Film Deposited by a Plasma Enhanced Atomic Layer Deposition Method Using N<sub>2</sub>O Plasma," *Electron. Mater. Lett.*, vol. 3, no. 1,

pp. 17-21, 2007.

- [102] S. H. Chan *et al.*, "Metalorganic chemical vapor deposition and characterization of (Al,Si)O dielectrics for GaN-based devices," *Jpn. J. Appl. Phys.*, vol. 55, no. 2, p. 021501, Feb. 2016.
- [103] D. Kikuta, K. Itoh, T. Narita, and T. Mori, "Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> nanolaminate for a gate oxide in a GaN-based MOS device," J. Vac. Sci. Technol. A Vacuum, Surfaces, Film., vol. 35, no. 1, p. 01B122, Jan. 2017.
- [104] C. Gupta, S. H. Chan, A. Agarwal, N. Hatui, S. Keller, and U. K. Mishra, "First Demonstration of AlSiO as Gate Dielectric in GaN FETs; Applied to a High Performance OG-FET," *IEEE Electron Device Lett.*, vol. 38, no. 11, pp. 1575-1578, Nov. 2017.
- [105] I. Sayed *et al.*, "Electrical properties and interface abruptness of AlSiO gate dielectric grown on (000-1) N-polar and (0001) Ga-polar GaN," *Appl. Phys. Lett.*, vol. 115, no. 17, p. 172104, Oct. 2019.
- [106] S. H. Chan, "First Developments of AlSiO Gate Dielectrics by MOCVD: A Pathway to Efficient GaN Electronics," 2018.
- [107] S. H. Chan, S. Keller, O. S. Koksaldi, C. Gupta, S. P. DenBaars, and U. K. Mishra, "Exploring metalorganic chemical vapor deposition of Si-alloyed Al<sub>2</sub>O<sub>3</sub> dielectrics using disilane," *J. Cryst. Growth*, vol. 464, no. November 2016, pp. 54-58, Apr. 2017.
- [108] I. Sayed, W. Liu, J. Georgieva, A. Krishna, S. Keller, and U. K. Mishra, "Characterization of AlSiO dielectrics with varying silicon composition for N-polar GaN-based devices," *Semicond. Sci. Technol.*, vol. 35, no. 9, p. 095027, Sep. 2020.
- [109] I. Sayed *et al.*, "Improved operation stability of in situ AlSiO dielectric grown on (000-1) N-polar GaN by MOCVD," *Appl. Phys. Express*, vol. 13, no. 6, p. 061010, Jun. 2020.
- [110] K. Ito *et al.*, "Band offset of Al<sub>1-x</sub>Si<sub>x</sub>O<sub>y</sub> mixed oxide on GaN evaluated by hard X-ray photoelectron spectroscopy," in *Japanese Journal of Applied Physics*, 2017, vol. 56, no. 4, p. 04CG07.
- [111] Y.-W. Huan *et al.*, "Recent Advances in β-Ga<sub>2</sub>O<sub>3</sub>-Metal Contacts," *Nanoscale Res. Lett.*, vol. 13, no. 1, p. 246, Dec. 2018.
- [112] M. E. Levinshtein, S. L. Rumyantsev, and M. S. Shur, *Properties of Advanced Semiconductor Materials GaN,AlN,InN,BN,SiC,SiGe*. 2001.
- [113] U. K. Mishra and J. Singh, *Semiconductor Device Physics and Design*. Dordrecht: Springer Netherlands, 2007.
- [114] K. Fu et al., "Demonstration of 1.27 kV Etch-Then-Regrow GaN p-n Junctions with Low Leakage for GaN Power Electronics," *IEEE Electron Device Lett.*, vol. 40, no. 11, pp. 1728-1731, Nov. 2019.
- [115] S. Lin *et al.*, "Reduction of Current Collapse in GaN High-Electron Mobility Transistors Using a Repeated Ozone Oxidation and Wet Surface Treatment," *IEEE Electron Device Lett.*, vol. 36, no. 8, pp. 757-759, Aug. 2015.
- [116] T. Hung *et al.*, "Energy band line-up of atomic layer deposited Al<sub>2</sub>O<sub>3</sub> on β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 104, no. 16, p. 162106, Apr. 2014.
- [117] Z. (Ashley) Jian, I. Sayed, S. Mohanty, W. Liu, and E. Ahmadi, "Improved operational reliability of MOCVD-grown AlSiO gate dielectric on β-Ga<sub>2</sub>O<sub>3</sub> (001) by post-metallization annealing," *Semicond. Sci. Technol.*, vol. 36, no. 9, pp. 1-8, 2021.
- [118] Z. (Ashley) Jian, I. Sayed, W. Liu, S. Mohanty, and E. Ahmadi, "Characterization of MOCVD-grown AlSiO gate dielectric on β-Ga<sub>2</sub>O<sub>3</sub> (001)," *Appl. Phys. Lett.*, vol. 118, no. 17, p. 172102, Apr. 2021.
- [119] A. V. Ferris-Prabhu, "Charge transfer by direct tunneling in thin-oxide memory transistors,"

*IEEE Trans. Electron Devices*, vol. 24, no. 5, pp. 524-530, May 1977.

- [120] J. A. Van Orman and K. L. Crispin, "Diffusion in Oxides," *Rev. Mineral. Geochemistry*, vol. 72, no. 1, pp. 757-825, Jan. 2010.
- [121] S. V. Jagadeesh Chandra, J. Kim, K. Moon, and C. Choi, "Effect of post metallization annealing on structural and electrical properties of Ge metal-oxide-semiconductor (MOS) capacitors with Pt/HfO<sub>2</sub> gate stack," *Microelectron. Eng.*, vol. 89, no. 1, pp. 76-79, Jan. 2012.
- [122] N. Lu *et al.*, "Ge diffusion in Ge metal oxide semiconductor with chemical vapor deposition HfO<sub>2</sub> dielectric," *Appl. Phys. Lett.*, vol. 87, no. 5, p. 051922, Aug. 2005.
- [123] U. Mishra, P. A. Maki, J. R. Wendt, W. Schaff, E. Kohn, and L. F. Eastman, "Vertical electron transistor (VET) in GaAs with a heterojunction (AlGaAs-GaAs) cathode," *Electron. Lett.*, vol. 20, no. 3, p. 145, 1984.
- [124] E. Kohn, U. Mishra, and L. F. Eastman, "Short-channel effects in 0.5-µm source-drain spaced vertical GaAs FET's—A first experimental investigation," *IEEE Electron Device Lett.*, vol. 4, no. 4, pp. 125-127, Apr. 1983.
- [125] M. Sun, Y. Zhang, X. Gao, and T. Palacios, "High-performance GaN vertical fin power transistors on bulk GaN substrates," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 509-512, Apr. 2017.
- [126] Y. Zhang et al., "1200 V GaN vertical fin power field-effect transistors," in 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 9.2.1-9.2.4.
- [127] Y. Zhang et al., "Large Area 1.2 kV GaN Vertical Power FinFETs with a Record Switching Figure-of-Merit," IEEE Electron Device Lett., vol. 40, no. 1, pp. 1-1, 2018.
- [128] Y. Zhang *et al.*, "Large-Area 1.2-kV GaN vertical power FinFETs with a record switching figure of merit," *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 75-78, 2019.
- [129] R. Yeluri *et al.*, "Design, fabrication, and performance analysis of GaN vertical electron transistors with a buried p/n junction," *Appl. Phys. Lett.*, vol. 106, no. 18, p. 183502, May 2015.
- [130] D. Y. Liu *et al.*, "Nitrogen modulation of boron doping behavior for accessible n-type diamond," *APL Mater.*, vol. 9, no. 8, p. 081106, Aug. 2021.
- [131] Z. Hu *et al.*, "Breakdown mechanism in 1 kA/cm<sup>2</sup> and 960 V E-mode β-Ga<sub>2</sub>O<sub>3</sub> vertical transistors," vol. 113, no. 12, pp. 3-8, 2018.
- [132] Z. Feng, A. F. M. Anhar Uddin Bhuiyan, M. R. Karim, and H. Zhao, "MOCVD homoepitaxy of Si-doped (010) β-Ga<sub>2</sub>O<sub>3</sub> thin films with superior transport properties," *Appl. Phys. Lett.*, vol. 114, no. 25, p. 250601, Jun. 2019.
- [133] K. Goto *et al.*, "Halide vapor phase epitaxy of Si doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and its electrical properties," *Thin Solid Films*, vol. 666, no. September, pp. 182-184, Nov. 2018.
- [134] Z. Hu *et al.*, "Breakdown mechanism in 1 kA/cm<sup>2</sup> and 960 V E-mode β-Ga<sub>2</sub>O<sub>3</sub> vertical transistors," *Appl. Phys. Lett.*, vol. 113, no. 12, pp. 3-8, 2018.
- [135] C. Gupta, S. H. Chan, Y. Enatsu, A. Agarwal, S. Keller, and U. K. Mishra, "OG-FET: An In-Situ Oxide, GaN Interlayer-Based Vertical Trench MOSFET," *IEEE Electron Device Lett.*, vol. 37, no. 12, pp. 1601-1604, 2016.
- [136] S. Han, A. Mauze, E. Ahmadi, T. Mates, Y. Oshima, and J. S. Speck, "n-type dopants in (001) β-Ga<sub>2</sub>O<sub>3</sub> grown on (001) β-Ga<sub>2</sub>O<sub>3</sub> substrates by plasma-assisted molecular beam epitaxy," *Semicond. Sci. Technol.*, vol. 33, no. 4, p. 045001, Apr. 2018.
- [137] "Wide Bandgap Ga<sub>2</sub>O<sub>3</sub> MOSFET." [Online]. Available: https://www.silvaco.com/examples/tcad/section33/example17/index.html. [Accessed: 28-

May-2020].

- [138] D. Ji and S. Chowdhury, "A discussion on the DC and switching performance of a gallium nitride CAVET for 1.2kV application," in 2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA), 2015, pp. 174-179.
- [139] Z. Hu *et al.*, "Enhancement-Mode Ga<sub>2</sub>O<sub>3</sub> Vertical Transistors With Breakdown Voltage >1 kV," *IEEE Electron Device Lett.*, vol. 39, no. 6, pp. 869-872, Jun. 2018.
- [140] H. Wang, M. Xiao, K. Sheng, T. Palacios, and Y. Zhang, "Switching Performance Evaluation of 1200 V Vertical GaN Power FinFETs," in 2019 IEEE 7th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), 2019, pp. 314-318.
- [141] H. Wang, M. Xiao, K. Sheng, T. Palacios, and Y. Zhang, "Switching Performance Analysis of Vertical GaN FinFETs: Impact of Inter-Fin Designs," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 6777, no. c, pp. 1-1, 2020.
- [142] Z. Liu, X. Zhang, T. Murakami, and A. Fujishima, "Sol-gel SiO<sub>2</sub>/TiO<sub>2</sub> bilayer films with self-cleaning and antireflection properties," *Sol. Energy Mater. Sol. Cells*, vol. 92, no. 11, pp. 1434-1438, Nov. 2008.
- [143] M. Xiao, T. Palacios, and Y. Zhang, "ON-Resistance in Vertical Power FinFETs," *IEEE Trans. Electron Devices*, vol. 66, no. 9, pp. 3903-3909, Sep. 2019.
- [144] D. Ji, Y. Yue, J. Gao, and S. Chowdhury, "Dynamic Modeling and Power Loss Analysis of High-Frequency Power Switches Based on GaN CAVET," *IEEE Trans. Electron Devices*, vol. 63, no. 10, pp. 4011-4017, Oct. 2016.
- [145] D. Ji, W. Li, and S. Chowdhury, "Switching performance analysis of GaN OG-FET using TCAD device-circuit-integrated model," in 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), 2018, vol. 2018-May, pp. 208-211.
- [146] "Cree C3M0075120K." [Online]. Available: https://www.wolfspeed.com/media/downloads/959/C3M0075120K.pdf. [Accessed: 03-Dec-2020].
- [147] "United SiC UF3N170400Z," 2019. [Online]. Available: https://unitedsic.com/datasheets/DS\_UF3N170400.pdf. [Accessed: 03-Dec-2020].
- [148] "On Semiconductor NGTB15N120FLWG." [Online]. Available: https://www.onsemi.com/pub/Collateral/NGTB15N120FLW-D.PDF. [Accessed: 03-Dec-2020].
- [149] "CoolMOS IPP90R1K2C3." [Online]. Available: https://www.infineon.com/dgdl/Infineon-IPP90R1K2C3-DS-v01\_00en.pdf?fileId=db3a30432313ff5e0123a89fe8085c04. [Accessed: 03-Dec-2020].
- [150] J. D. Plummer, M. D. Deal, and P. B. Griffin, "Silicon VLSI Technology." 2000.
- [151] J. E. Hogan, S. W. Kaun, E. Ahmadi, Y. Oshima, and J. S. Speck, "Chlorine-based dry etching of β-Ga<sub>2</sub>O<sub>3</sub>," *Semicond. Sci. Technol.*, vol. 31, no. 6, pp. 1-6, 2016.
- [152] M. Kim, N. Min, S. Jin, H. Woo, A. Efremov, and K. Kwon, "On the etching mechanism of ZrO<sub>2</sub> thin films in inductively coupled BCl<sub>3</sub>/Ar plasma," vol. 85, pp. 348-354, 2008.
- [153] J. J. Tietjen and J. A. Amick, "The Preparation and Properties of Vapor Deposited Epitaxial GaAsP Using Arsine and Phosphine," J. Electrochem. Soc., vol. 113, no. 7, pp. 724-728, 1966.
- [154] Z. (Ashley) Jian, Y. Oshima, S. Wright, K. Owen, and E. Ahmadi, "Chlorine-based inductive coupled plasma etching of α-Ga<sub>2</sub>O<sub>3</sub>," *Semicond. Sci. Technol.*, vol. 34, no. 3, p. 035006, Mar. 2019.
- [155] D. S. Rawal, H. K. Malik, V. R. Agarwal, A. K. Kapoor, B. K. Sehgal, and R. Muralidharan,

"BCl<sub>3</sub>/Cl<sub>2</sub>-Based Inductively Coupled Plasma Etching of GaN/AlGaN Using Photoresist Mask," *IEEE Trans. Plasma Sci.*, vol. 40, no. 9, pp. 2211-2220, 2012.

- [156] Y. Luo and Y. Luo, Comprehensive handbook of chemical bond energies. CRC Press, 2007.
- [157] S. C. Mcnevin, "Chemical etching of GaAs and InP by chlorine : The thermodynamically predicted dependence on Cl2 pressure and temperature Chemical etching of GaAs and InP by chlorine : The thermodynamically predicted dependence on Cl<sub>2</sub> pressure and temperature," vol. 1216, no. 1986, 2015.
- [158] Z. Cui, "Wafer Bonding," in *Encyclopedia of Microfluidics and Nanofluidics*, Boston, MA: Springer US, 2014, pp. 1-7.
- [159] J. B. Lasky, "Wafer bonding for silicon-on-insulator technologies," *Appl. Phys. Lett.*, vol. 48, no. 1, pp. 78-80, Jan. 1986.
- [160] X. Zhang and J. Raskin, "Low-temperature wafer bonding: a study of void formation and influence on bonding strength," J. Microelectromechanical Syst., vol. 14, no. 2, pp. 368-382, Apr. 2005.
- [161] H. Takagi, K. Kikuchi, R. Maeda, T. R. Chung, and T. Suga, "Surface activated bonding of silicon wafers at room temperature," *Appl. Phys. Lett.*, vol. 68, no. 16, pp. 2222-2224, Apr. 1996.
- [162] S. Estrada et al., "Wafer-fused n-AlGaAs/p-GaAs/n-GaN Heterojunction Bipolar Transistor with uid-GaAs Base-Collector Setback," MRS Online Proc. Libr. 2004 7981, vol. 798, no. 1, pp. 92-95, Jun. 2004.
- [163] T. Suni, K. Henttinen, I. Suni, and J. Mäkinen, "Effects of Plasma Activation on Hydrophilic Bonding of Si and SiO[sub 2]," J. Electrochem. Soc., vol. 149, no. 6, p. G348, 2002.
- [164] Y. W. Low *et al.*, "Application of Atmospheric Plasma for Low Temperature Wafer Bonding," *ECS Trans.*, vol. 28, no. 1, pp. 385-393, Apr. 2010.
- [165] R. M. Thurston, J. D. Clay, and M. D. Schulte, "Effect of atmospheric plasma treatment on polymer surface energy and adhesion," *J. Plast. Film Sheeting*, vol. 23, no. 1, pp. 63-78, 2007.
- [166] F. Mu et al., "A comparison study: Direct wafer bonding of SiC-SiC by standard surfaceactivated bonding and modified surface-activated bonding with Si-containing Ar ion beam," *Appl. Phys. Express*, vol. 9, no. 8, p. 081302, Aug. 2016.
- [167] "Logitech PM5 Lapper LNF Wiki," *University of Michigan*, 2021. [Online]. Available: https://lnf-wiki.eecs.umich.edu/wiki/Logitech\_PM5\_Lapper. [Accessed: 09-Dec-2021].
- [168] Q. Tong, U. Gösele, and Electrochemical Society., *Semiconductor wafer bonding : science and technology*. John Wiley, 1999.
- [169] E. L. Snow, "InGaAs and GaN FETs via Direct Wafer Bonding," 2010.
- [170] B. Romanczyk et al., "Demonstration of Constant 8 W/mm Power Density at 10, 30, and 94 GHz in State-of-the-Art Millimeter-Wave N-Polar GaN MISHEMTs," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 45-50, Jan. 2018.
- [171] X. Zheng *et al.*, "N-polar GaN MIS-HEMTs on sapphire with a proposed figure of merit fmax·V," in 2017 75th Annual Device Research Conference (DRC), 2017, pp. 1-2.
- [172] B. Romanczyk *et al.*, "mm-Wave N-polar GaN MISHEMT with a self-aligned recessed gate exhibiting record 4.2 W/mm at 94 GHz on Sapphire," in 2016 74th Annual Device Research Conference (DRC), 2016, pp. 1-2.
- [173] X. Zheng *et al.*, "High frequency N-polar GaN planar MIS-HEMTs on sapphire with high breakdown and low dispersion," in 2016 Lester Eastman Conference (LEC), 2016, pp. 42-

45.

- [174] A. Arias et al., "High performance N-polar GaN HEMTs with OIP3/PDC ~12dB at 10GHz," in 2017 IEEE Compound Semiconductor Integrated Circuit Symposium, CSICS 2017, 2017, vol. 2017-Janua, pp. 1-3.
- [175] K. Liu, J. Chu, C. Johnston, and S. Roth, "Measurement of electrical activation energy in boron-doped diamond using the flatband capacitance method," J. Appl. Phys., vol. 83, no. 8, pp. 4202-4205, Apr. 1998.
- [176] I. Stenger *et al.*, "Impurity-to-band activation energy in phosphorus doped diamond," *J. Appl. Phys.*, vol. 114, no. 7, p. 073711, Aug. 2013.
- [177] E. Ahmadi and Y. Oshima, "Materials issues and devices of alpha and beta-Ga<sub>2</sub>O<sub>3</sub>," J. Appl. Phys., vol. 126, no. 16, p. 160901, Oct. 2019.
- [178] N. Moser *et al.*, "Ge-doped β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 775-778, 2017.
- [179] E. Ahmadi *et al.*, "Ge doping of β-Ga<sub>2</sub>O<sub>3</sub> films grown by plasma-assisted molecular beam epitaxy," *Appl. Phys. Express*, vol. 10, no. 4, p. 041102, 2017.
- [180] A. Mauze, Y. Zhang, T. Itoh, E. Ahmadi, and J. S. Speck, "Sn doping of (010) β-Ga<sub>2</sub>O<sub>3</sub> films grown by plasma-assisted molecular beam epitaxy," *Appl. Phys. Lett.*, vol. 117, no. 22, p. 222102, Nov. 2020.
- [181] A. T. Neal *et al.*, "Donors and deep acceptors in β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 113, no. 6, pp. 1-6, 2018.
- [182] A. J. Green *et al.*, "β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs for radio frequency operation," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 790-793, Jun. 2017.
- [183] K. J. Liddy *et al.*, "Thin channel β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs with self-aligned refractory metal gates," *Appl. Phys. Express*, vol. 12, no. 12, p. 126501, Dec. 2019.
- [184] K. D. Chabak *et al.*, "Lateral β-Ga<sub>2</sub>O<sub>3</sub> field effect transistors," *Semiconductor Science and Technology*, vol. 35, no. 1. Institute of Physics Publishing, p. 013002, Nov-2020.
- [185] K. D. Chabak et al., "Sub-Micron Gallium Oxide Radio Frequency Field-Effect Transistors," in 2018 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications, IMWS-AMP 2018, 2018, pp. 1-3.
- [186] E. Ahmadi *et al.*, "Demonstration of β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/β-Ga<sub>2</sub>O<sub>3</sub> modulation doped fieldeffect transistors with Ge as dopant grown via plasma-assisted molecular beam epitaxy," *Appl. Phys. Express*, vol. 10, no. 7, p. 071101, Jul. 2017.
- [187] Y. Zhang *et al.*, "Demonstration of high mobility and quantum transport in modulationdoped β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> heterostructures," *Appl. Phys. Lett.*, vol. 112, no. 17, p. 173502, Apr. 2018.
- [188] Y. Zhang, C. Joishi, Z. Xia, M. Brenner, S. Lodha, and S. Rajan, "Demonstration of β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> double heterostructure field effect transistors," *Appl. Phys. Lett.*, vol. 112, no. 23, 2018.
- [189] Y. Kang, K. Krishnaswamy, H. Peelaers, and C. G. Van De Walle, "Fundamental limits on the electron mobility of β-Ga<sub>2</sub>O<sub>3</sub>," *J. Phys. Condens. Matter*, vol. 29, no. 23, p. 234001, May 2017.
- [190] N. Ma *et al.*, "Intrinsic electron mobility limits in β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 109, no. 21, pp. 1-6, Nov. 2016.
- [191] U. K. Mishra, Shen Likun, T. E. Kazior, and Yi-Feng Wu, "GaN-Based RF Power Devices and Amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287-305, Feb. 2008.
- [192] M. H. Wong et al., "N-polar GaN epitaxy and high electron mobility transistors," Semicond.

Sci. Technol., vol. 28, no. 7, p. 074009, Jul. 2013.

- [193] Y. Qin *et al.*, "Ultra-High Performance Amorphous Ga<sub>2</sub>O<sub>3</sub> Photodetector Arrays for Solar-Blind Imaging," *Adv. Sci.*, vol. 8, no. 20, p. 2101106, Oct. 2021.
- [194] P. W. Barth, "Silicon fusion bonding for fabrication of sensors, actuators and microstructures," *Sensors Actuators A. Phys.*, vol. 23, no. 1-3, pp. 919-926, Apr. 1990.
- [195] W. Xu *et al.*, "First Demonstration of Waferscale Heterogeneous Integration of Ga<sub>2</sub>O<sub>3</sub> MOSFETs on SiC and Si Substrates by Ion-Cutting Process," in 2019 IEEE International Electron Devices Meeting (IEDM), 2019, vol. 2019-Decem, pp. 12.5.1-12.5.4.
- [196] Y. Xu, F. Mu, Y. Wang, D. Chen, X. Ou, and T. Suga, "Direct wafer bonding of Ga<sub>2</sub>O<sub>3</sub>-SiC at room temperature," *Ceram. Int.*, vol. 45, no. 5, pp. 6552-6555, Apr. 2019.
- [197] W. Xu *et al.*, "Thermodynamics of Ion-Cutting of β-Ga<sub>2</sub>O<sub>3</sub> and Wafer-Scale Heterogeneous Integration of a β-Ga<sub>2</sub>O<sub>3</sub> Thin Film onto a Highly Thermal Conductive SiC Substrate," ACS Appl. Electron. Mater., vol. 4, no. 1, pp. 494-502, Jan. 2022.
- [198] Y. Xu, F. Mu, Y. Wang, D. Chen, X. Ou, and T. Suga, "Direct wafer bonding of Ga<sub>2</sub>O<sub>3</sub>-SiC at room temperature," *Ceram. Int.*, vol. 45, no. 5, pp. 6552-6555, Apr. 2019.
- [199] J. M. Zahler et al., "Wafer bonding and layer transfer processes for 4-junction high efficiency solar cells," Conf. Rec. IEEE Photovolt. Spec. Conf., pp. 1039-1042, 2002.
- [200] K. Tanabe, A. F. i Morral, H. A. Atwater, D. J. Aiken, and M. W. Wanlass, "Direct-bonded GaAs/InGaAs tandem solar cell," *Appl. Phys. Lett.*, vol. 89, no. 10, p. 102106, Sep. 2006.
- [201] S. Lal *et al.*, "InGaAs-InGaN Wafer-Bonded Current Aperture Vertical Electron Transistors (BAVETs)," *J. Electron. Mater.*, vol. 41, no. 5, pp. 857-864, May 2012.
- [202] J. Kim, M. A. Laurent, H. Li, S. Lal, and U. K. Mishra, "Barrier reduction via implementation of InGaN interlayer in wafer-bonded current aperture vertical electron transistors consisting of InGaAs channel and N-polar GaN drain," *Appl. Phys. Lett.*, vol. 106, no. 2, p. 023506, Jan. 2015.
- [203] T. Matsumae *et al.*, "Low-temperature direct bonding of β-Ga<sub>2</sub>O<sub>3</sub> and diamond substrates under atmospheric conditions," *Appl. Phys. Lett.*, vol. 116, no. 14, p. 141602, Apr. 2020.
- [204] F. Orlandi, F. Mezzadri, G. Calestani, F. Boschi, and R. Fornari, "Thermal expansion coefficients of β-Ga<sub>2</sub>O<sub>3</sub> single crystals," *Appl. Phys. Express*, vol. 8, no. 11, p. 111101, Nov. 2015.
- [205] N. M. Ravindra, S. R. Marthi, and A. Bañobre, "Gallium nitride," in *Radiative Properties* of Semiconductors, Morgan & Claypool Publishers, 2017.
- [206] "Ga<sub>2</sub>O<sub>3</sub> substrate." [Online]. Available: https://www.novelcrystal.co.jp/eng/wpcontent/uploads/2022/04/5cfefe5fd718f6d5ef0f66c39ee4ebe3.pdf. [Accessed: 16-May-2022].
- [207] I. López, E. Nogales, P. Hidalgo, B. Méndez, and J. Piqueras, "Field emission properties of gallium oxide micro- and nanostructures in the scanning electron microscope," *Phys. status solidi*, vol. 209, no. 1, pp. 113-117, Jan. 2012.
- [208] "NSM Archive Gallium Nitride (GaN) Band structure," http://www.ioffe.ru/SVA/NSM/Semicond/GaN/bandstr.html. [Online]. Available: http://www.ioffe.ru/SVA/NSM/Semicond/GaN/bandstr.html. [Accessed: 09-Jun-2022].
- [209] M. A. Rao, E. J. Caine, H. Kroemer, S. I. Long, and D. I. Babic, "Determination of valence and conduction-band discontinuities at the (Ga,In)P/GaAs heterojunction by C-V profiling," J. Appl. Phys., vol. 61, no. 2, pp. 643-649, Jun. 1987.
- [210] A. Walsh, C. R. A. Catlow, M. Miskufova, and A. A. Sokol, "Electron and hole stability in GaN and ZnO," *J. Phys. Condens. Matter*, vol. 23, no. 33, p. 334217, Aug. 2011.

- [211] Z. (Ashley) Jian, C. J. Clymore, K. Sun, U. Mishra, and E. Ahmadi, "Demonstration of atmospheric plasma activated direct bonding of N-polar GaN and β-Ga<sub>2</sub>O<sub>3</sub> (001) substrates," *Appl. Phys. Lett.*, vol. 120, no. 14, p. 142101, Apr. 2022.
- [212] K. Tapily, D. Stegall, D. Gu, H. Baumgart, G. Namkoong, and A. Elmustafa, "Physical Characterization of Zinc Oxide Thin Films Grown by ALD," *ECS Trans.*, vol. 25, no. 4, pp. 85-92, Sep. 2009.
- [213] L. I. Guzilova, V. N. Maslov, K. E. Aifantis, A. E. Romanov, and V. I. Nikolaev, "Determination of Vickers microhardness in β-Ga<sub>2</sub>O<sub>3</sub> single crystals grown from their own melt," *Sci. Tech. J. Inf. Technol. Mech. Opt.*, pp. 546-549, May 2015.
- [214] I. Yonenaga, "Hardness of bulk single-crystal GaN and AlN," MRS Internet J. Nitride Semicond. Res., vol. 7, no. 1, pp. 1-4, Sep. 2002.