Task granularity studies on a many-processor CRAY X-MP

D.A. CALAHAN

Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 4809, USA

Received April 1985

Abstract. A hybrid granularity model is proposed for general concurrent solution. It is applied to the triangular factorization of a dense matrix ranging in size from 4 to 1024. Concurrency is achieved at two levels: (1) with small (micro) task granularity and (2) with large (blocked) task granularity. Relevance to a many-processor CRAY X-MP is demonstrated by simulation.

Keywords. Parallel algorithms, task granularity, microtasking, CRAY X-MP, triangular factorization

1. Introduction

1.1. Parallel architecture classifications

Parallel (concurrent) scientific architectures proposed to achieve GIGAFLOP performance tend to have one of two attributes.

1) Low Parallelism (\(<64\) processors). In this evolutionary architecture, individual pipelined vector processors with peak performance in the range of 100–500 MFLOPS are interconnected principally through a main memory. The CRAY X-MP is currently a 2-processor example [8]. These will be termed vector multiprocessors (VMPs).

2) Massive parallelism. A number of revolutionary architectures with individual processors in the range of 5–10 MFLOPS and specialized interprocessor connections have been proposed in recent years [9,10].

The same multiprocessor architecture and algorithmic attributes that have been researched for massively parallel machines—i.e., interprocessor signalling and data communication, task processing, and algorithmic partitioning—can be studied for VMP’s. An advantage of such a study is that results can be compared with actual machine performance on the CRAY X-MP for \(p = 2\); extrapolations to a many-processor configuration have potential near-term value for extensions of the CRAY family.

In this paper, the former class is studied by instruction level simulation of a many-processor extension of the CRAY X-MP. The intent is to give detailed insight into the algorithmic and interprocessor communication issues peculiar to VMP’s.

1.2. Hybrid granularity model

At its highest level, the concurrent algorithm organization for a VMP involves the tasking concept.
Define a task as a set of instructions which communicate with other tasks only at task initialization and termination. Task granularity (size) is the single most critical issue in classifying concurrent architectures and algorithms. An architecture and associated system software that can effectively support a variety of small tasks can certainly process large tasks effectively. Conversely, algorithms involving large independent tasks that have low interprocessor signalling or data flow per operation are the most likely to be usable on a spectrum of concurrent architectures.

Although certain codes naturally decompose into large-grain independent tasks, most at best involve a combination of large-grain and small-grain tasking. One model natural to some physical problems is shown in Fig. 1. Here, a large-grain decoupling task $T_0^{(k)}$ is performed by all processors cooperating at the small-grain level, on the kth step of a process; this could be a field-related calculation in a physics problem [4], or, as in this paper, a block LU factorization in solution of a set of equations. This step enables $p$ simultaneous large-grain tasks $T_1^{(k)}, \ldots, T_p^{(k)}$ to be performed. A large-grain coupling task $T_{p+1}^{(k)}$, again composed of small-grain tasks, may be present, as in divide-and-conquer algorithms; alternatively, $T_{p+1}^{(k)}$ may be viewed as $T_0^{(k+1)}$ of the next iteration. This will be termed the hybrid granularity model. Although the concurrent

![Fig. 1. Hybrid granularity computational model.](image)

![Fig. 2. CRAY X-MP extension to $p$ processors.](image)
tasks \( T_{1}^{(k)}\)… \( T_{p}^{(k)}\) usually together involve the majority of the computational workload, the time to perform \( T_{0}^{(k)}\) and/or \( T_{p}^{(k)}\) may dominate the time of the concurrent tasks. The importance of efficient implementation of the small-grain steps—and of the tasking hardware they require—is open to question. In this paper, this issue is investigated for a 16-processor CRAY X-MP extension solving a common linear algebra problem [1,7].

2. Tasked equation solution

2.1. Introduction

The problem chosen for study in this paper is the triangular factorization of a matrix. Among other attributes, factorization (a) has a sequential nature so that successive interdependent tasks must be defined, and (b) permits the task size to be varied by algorithmic means so that the size can be forced to be sufficiently small to stress the tasking capability of the architecture being studied [6].

Consider the solution of the matrix equation

\[ AX = B \]

for \( X \), where \( A \) is an \( n \times n \) full matrix, and \( X \) and \( B \) are vectors. A study of the solution is to be made on a \( p \)-processor X-MP, where each processor communicates with other processors through semaphores, shared registers, and main memory (Fig. 2). No pivoting is involved in this model.

Two classes of tasking are to be studied.

A) Large-grain tasked solution. Here the matrix is blocked and block-level operations are controlled as tasks. This blocking has been shown very important to efficient solution on the CRAY-1 [2,3] since it (1) migrates loop control overhead to the outer loops, and (2) reduces traffic between main memory and the vector register cache. Tasking overhead also decreases as the block size increases.

b) Small-grain tasked solution (microtasking [1]). Although the CRAY X-MP permits high speed semaphore and limited scalar communication between processors, vectors must be passed through main memory. There is a question of whether this combination is adequate to support that is shared and synchronized at a low level, i.e., with tight processor coupling. The above blocked solution synchronization is therefore moved down two levels by reverting to column-by-column triangular factorization. Tasking control and other overhead is now of major concern.

These solution will eventually be combined in a two-level factorization algorithm for large matrices.

2.2. Blocked factorization

2.2.1. Introduction. Let the block-partitioned LU factorization of a matrix be represented in the form

\[
\begin{bmatrix}
A_{11} & A_{12} & \cdots & A_{1q} \\
A_{21} & A_{22} & & \\
\vdots & \vdots & \ddots & \vdots \\
A_{q1} & \cdots & \cdots & A_{qq}
\end{bmatrix}
= 
\begin{bmatrix}
L_{11} & 0 & \cdots & 0 \\
L_{21} & L_{22} & \cdots & 0 \\
\vdots & \vdots & \ddots & \vdots \\
L_{q1} & \cdots & \cdots & L_{qq}
\end{bmatrix}
\begin{bmatrix}
U_{11} & U_{12} & \cdots & U_{1q} \\
0 & U_{22} & \cdots & \vdots \\
\vdots & \vdots & \ddots & \vdots \\
0 & \cdots & \cdots & U_{qq}
\end{bmatrix}
\] (1)

where \( A_{rr}, L_{rr}, \) and \( U_{rr} \) are \( n_r \times n_r \) matrices, and \( L_{rr} \) and \( U_{rr} \) are lower and upper triangular matrices, respectively.
We represent the triangular LU factorization of $A$ by a series of blocked eliminated steps proceeding from $A_{11}$ to $A_{qq}$, and using, at the $r$th step in a Crout-like reduction, the outer product of the $r$th row and column of blocks to partially reduce the remaining southeast corner of the matrix.

This step is notationally simplified at the $r$th step by collecting the partially-reduced block-row to the right of the diagonal into $A^{(r)}_{12}$ and the partially-reduced block-column below the diagonal into $A^{(r)}_{21}$; the partially-reduced diagonal block is denoted $A^{(r)}_{11}$ and the remaining southeast corner collection of blocks is $A^{(r)}_{22}$. The simplified partially-reduced matrix is

\[
\begin{bmatrix}
A^{(r)}_{11} & A^{(r)}_{12} \\
A^{(r)}_{21} & A^{(r)}_{22}
\end{bmatrix}
\]

where $A^{(r)}_{11}$ and $A^{(r)}_{21}$ are $n_r \times n_r$ and $n_r \times m_r$ matrices, respectively. The reduction of the next $n_r$ rows and columns is completed as follows.

**Step (1).** Factor $A^{(r)}_{11}$ into lower and upper triangular form

\[
A^{(r)}_{11} \leftarrow L_r U_r.
\]

**Step (2).** Substitute into $A^{(r)}_{12}$ and $A^{(r)}_{21}$.

\[
A^{(r)}_{12} \leftarrow L_r^{-1} A^{(r)}_{12},
\]

\[
A^{(r)}_{21} \leftarrow A^{(r)}_{21} U_r^{-1}
\]

which completes the formation of a block-row of $U$ and a block-column of $L$. Eq. (5) requires more computation than Eq. (4) if $U_r$ has non-unitary diagonals.

**Step (3).** Accumulate the outer product into $A^{(r)}_{22}$.

\[
A^{(r)}_{22} \leftarrow A^{(r)}_{22} - A^{(r)}_{21} A^{(r)}_{12}.
\]

This blocked solution is strictly conservative of operation count vis-a-vis Gauss elimination [5].

2.2.2. Blocked parallelization. The accumulation step of Eq. (6) usually involves the larger number of floating point operations and so is of first concern. With $p$ processors, Step (3) can be partitioned into

\[
[A^{(r)}_{22,1}, A^{(r)}_{22,2}, \ldots, A^{(r)}_{22,p}] \leftarrow [A^{(r)}_{22,1}, A^{(r)}_{22,2}, \ldots, A^{(r)}_{22,p}] - A^{(r)}_{21} [A^{(r)}_{12,1}, A^{(r)}_{12,2}, \ldots, A^{(r)}_{12,p}]
\]

where $A^{(r)}_{j,k}$ is a $m_r/p$-column partition of $A^{(r)}_{j,2}$. This partition preserves the average vector length $l = m_r$, the number of rows of $A^{(r)}_{21}$; the vector loop is executed $n_r$ times, the row dimension of $A^{(r)}_{12,2}$. A full concurrency of $p$ is achieved provided $m_r/p$ is an integer. Note that this partitioning across the processors is unrelated to original blocking, except for the dimension $n_r$.

The substitutions of Eqs. (4) and (5) are similarly partitioned into

\[
\begin{bmatrix}
A^{(r)}_{12,1} & \ldots & A^{(r)}_{12,p/2}
\end{bmatrix} \leftarrow L_r^{-1} \begin{bmatrix}
A^{(r)}_{12,1} & \ldots & A^{(r)}_{12,p/2}
\end{bmatrix},
\]

\[
\begin{bmatrix}
A^{(r)}_{21,1} \\
\vdots \\
A^{(r)}_{21,p/2}
\end{bmatrix} \leftarrow \begin{bmatrix}
A^{(r)}_{21,1} \\
\vdots \\
A^{(r)}_{21,p/2}
\end{bmatrix} U_r^{-1}
\]

where it is assumed that $p/2$ processors are assigned to each substitution.

Eqs. (8) and (9) can be implemented in two ways. Simultaneous substitution into all rows of $A^{(r)}_{21}$, and into all the columns of $A^{(r)}_{12}$, yields $l = 2m_r/p$; conventional substitution results in $l = n_r/2$. The latter will be used in this experimental study, since $l$ is independent of $p$. 
2.3. Microtasking

2.3.1. Factoring the diagonal blocks. A virtue of the blocked algorithm is that, once the diagonal block factorization of Step (1) is completed, the multiplication and substitution steps are readily partitioned as above, and involve large, concurrent similarly-sized tasks with \( l = n_r \) or \( l = n_r/2 \). Any inefficiency due to interprocessor communication will therefore occur in Step (1).

The following study concerns the application of \( p \) tightly coupled processors to this block factorization; it is a special case of the overall factorization problem when \( n_r \leq 64 \), the maximum length of a vector on the CRAY X-MP.

2.3.2. Algorithm. let \( V_{j:k,i} \) represent a partial \( i \)th column of the matrix, beginning at row \( j \) and ending at row \( k \), and let \( s_{ij} \) be an \((i, j)\) scalar element of the matrix. Then Steps (1)–(2) are replaced by the following to completely reduce the \( r \)th column.

\[
\begin{align*}
\text{Step (1).} & \quad \text{Reciprocate pivot.} \\
& \quad s_{rr} \leftarrow \frac{1}{s_{rr}}. \\
\text{Step (2).} & \quad \text{Substitute into the } r \text{th column in } V_{1:n,n} \\
& \quad V_{r+1:n,r} \leftarrow s_{rr}V_{r+1:n,r}. \\
\text{Step (3).} & \quad \text{Accumulate into } V_{2:n,n}. \quad \text{For } i = 1, 2, \ldots, n - 1, \\
& \quad V_{i+1:n,r} \leftarrow V_{i+1:n,r} - s_{ir}V_{i+1:n,i}, \\
& \quad s_{i+1,r} \leftarrow V_{i+1:i+1,r}
\end{align*}
\]

The vector inner loop requires only one load and no store per add multiply in (12). However, Eq. (13) requires a wait in the inner loop until Eq. (12) is completed; this slows the inner loop performance below that of a matrix multiply [2,3].

It is proposed that a multiprocessor version involve the simultaneous accumulation of columns \( rp - p + 1 \ldots rp \) at the \( r \)th step. The \( i \)th processor is responsible for the reduction of the \( rp - p + i \) column by the accumulation of previous columns. The critical phase of this process occurs in the accumulation step of (13) when a processor requires columns \( V_{i+1:n,pr} \). A potential wait could occur when, for \( pr - p + 1 \leq pr - 1 \), \( V_{i+1:n,i} \) is an operand in Eq. (12). At most, \( p - 1 \) potential waits occur at each step, so that proportionately the greatest potential disruption occurs when \( r \) is small.

In summary, interprocessor communication occurs at the level above the vector inner loop, the lowest level consistent with vector processing and two levels below the previous blocked solution.

3. Implementation and performance evaluation

3.1. The CRAY X-MP simulator

A simulator that performs instruction-level timings and numerical calculation from assembly language codes has been developed for a many-processor CRAY X-MP. The simulator incorporates the semaphore, shared register, and bank conflict protocol of the 2-processor X-MP (X-MP-2), extended up to 16 processors and 256 memory banks. General instruction timing accuracy vis-a-vis the X-MP-2 is within 0.2% using a library code in one processor and an idle second processor.

Since the first published use of 'microtasking' in [7], Cray Research has adapted this term to describe a library routine for small-grain tasking [13].
Rather than parameterize the results as a function of the number of memory banks, conflict checking was disabled during the simulation to be reported. Extensive simulation studies [11] have shown that, if the ratio

\[ R_{bp} = \frac{\text{# of memory banks}}{\text{# of processors}} \]

is maintained at 16, the delay in execution timing is in the range 3–5% for a variety of codes. It has been found that this percentage affects the absolute timings uniformly, and relative timings are unaffected by ignoring conflicts. Also, the cost of simulation increases by a factor between 5:1 and 8:1 by including conflict checking.

3.2. Microtasked solutions results

3.2.1. Implementation. To illustrate the effect of coding on MP performance, two implementations of the microtasked factorization will be compared.

(1) Code #1. "Standard" assembly language (CAL) coding from [2] was used, closely following the previous description. Every fetch was preceded by an address test through the rotating shared registers to determine whether the operand vector had been calculated.

(2) Code #2. The inner accumulation loop can be written so that pairs of rows are reduced by a single vector operand fetch; this reduces memory traffic, address testing, and permits better floating point pipeline utilization [3] for short vectors. For example, Table 1 shows that a speedup of up to 1.47 is achieved simply by this coding improvement on a uniprocessor.

<table>
<thead>
<tr>
<th>Matrix size ((n_r, n_c))</th>
<th>Code #1</th>
<th>Code #2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 processor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>524</td>
<td>562</td>
</tr>
<tr>
<td>8</td>
<td>1150</td>
<td>1161</td>
</tr>
<tr>
<td>16</td>
<td>3730</td>
<td>2932</td>
</tr>
<tr>
<td>32</td>
<td>16011</td>
<td>11081</td>
</tr>
<tr>
<td>64</td>
<td>83588</td>
<td>61610</td>
</tr>
<tr>
<td>2 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1027</td>
<td>1119</td>
</tr>
<tr>
<td>8</td>
<td>2514</td>
<td>2530</td>
</tr>
<tr>
<td>16</td>
<td>8838</td>
<td>7522</td>
</tr>
<tr>
<td>32</td>
<td>43414</td>
<td>34464</td>
</tr>
<tr>
<td>64</td>
<td>2151</td>
<td>2323</td>
</tr>
<tr>
<td>4 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>1027</td>
<td>1119</td>
</tr>
<tr>
<td>16</td>
<td>2514</td>
<td>2530</td>
</tr>
<tr>
<td>32</td>
<td>8838</td>
<td>7522</td>
</tr>
<tr>
<td>64</td>
<td>43414</td>
<td>34464</td>
</tr>
<tr>
<td>8 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>2151</td>
<td>2323</td>
</tr>
<tr>
<td>32</td>
<td>5660</td>
<td>6577</td>
</tr>
<tr>
<td>64</td>
<td>23946</td>
<td>23612</td>
</tr>
<tr>
<td>16 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>4993</td>
<td>5929</td>
</tr>
<tr>
<td>64</td>
<td>15339</td>
<td>20350</td>
</tr>
</tbody>
</table>

Table 1
Comparison of microtasked solution methods; timings are simulated.
3.2.2. Evaluation. Define an efficiency as

$$\eta = \frac{\text{uniprocessor time}}{(\text{multiprocessor time}) \cdot p}$$

To achieve $\eta = 1$, it is necessary (a) for the computation to be evenly divided among processors, (b) for the task control (signalling) time to be zero and (c) for the operand wait time to be zero. Here, (a) and (c) are largely algorithm dependent, while (b) depends more on the coding.

Table 1 shows, for $p = 2$, an efficiency of 0.98 is achieved for matrices of the largest size considered ($n_r = 64$). This near-optimal performance implies that (a) operand wait time (noted above) is minimal, and (b) the address test associated with every accumulation is overlapped by other computation; indeed, simulation shows that long-vector operations intrinsic to the accumulation process completely overlap (and thus mask) task control operation. This possibility is peculiar to vector processors. As $p$ increases, the likelihood of operand-waits increases, and $\eta$ decreases to 0.667 for $p = 16$.

The uniprocessor speed advantage of code #2 is observed to vanish as $p$ increases (Table 1). Each processor now handles the reduction of two adjacent rows, a larger task than in code #1. By so dividing the sequential solution process into fewer but larger tasks, the likelihood of operand waits increases, an observation verified by detailed simulation. Also, in code #2 the workload is more unbalanced. (Consider, for example, the factorization of a $4 \times 4$ matrix with 2 processors: code #1, with $p_i$ reducing rows $i$ and $i + 2$, involves a $6:10$ processor ratio of floating-point vector operations; code #2, with $p_i$ reducing rows $2i-1$ and $2i$, produces a $4:12$ ratio).

It should be noted from Table 1 that efficiency ($\sim$ speedup) is higher for code #1 but execution rate is lower. It would seem that execution rate is the more significant measure.

3.3. Blocked solution results

3.3.1. Timing model. The three components of the blocked factorization of a large matrix on a VMP will now be assembled into a timing model in order to study tradeoffs in implementation of the hybrid model of Fig. 1. The following study is limited to matrix sizes that are multiples of 64, consistent with the microtasked solution; then Table 1 gives the time of Eq. (3) as a function of $p$, using code #1. Table 2 presents the simulated timings for block-level substitutions and multiplications for $64 \times 64$ blocks.

If $64/p$ is an integer, the substitutions and multiplications divide evenly among the processors. The time to reduce a $64 \times 64$ block row and column in Eq. (2) is then

$$T_r = T_r(p) + \frac{2b}{p} T_{BS} + \frac{b^2}{p} T_M$$

where $b$ is the number of off-diagonal blocks, $T_{BS}$ and $T_M$ are defined in Table 2, and $T_r(p)$ is the time for microtasked factorization from Table 1. The two substitution steps are carried out concurrently, so the longer $A_{21}U_{11}^{-1}$ substitution timing $T_{BS}$ is used in (14). Tasking between block-level operations—on order of 500–100 clocks from CAL—is ignored in this model.

<table>
<thead>
<tr>
<th>Operation</th>
<th>Clocks</th>
<th>MFLOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A_{21} \leftarrow A_{21}U_{11}^{-1}$</td>
<td>$T_{BS} = 192328$</td>
<td>146</td>
</tr>
<tr>
<td>$A_{12} \leftarrow L_{11}^{-1}A_{12}$</td>
<td>$T_{FS} = 172020$</td>
<td>158</td>
</tr>
<tr>
<td>$A_{22} \leftarrow A_{22} - A_{21}A_{12}$</td>
<td>$T_M = 302037$</td>
<td>183</td>
</tr>
</tbody>
</table>
Table 3
Effects on global execution rate of microtasked versus uniprocessor factorization of diagonal blocks; timings are simulated

<table>
<thead>
<tr>
<th>Matrix size</th>
<th>Microtasked MP</th>
<th>Uniprocessor</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(\eta)</td>
<td>MFLOPS</td>
</tr>
<tr>
<td>1 processor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>1.0</td>
<td>111.</td>
</tr>
<tr>
<td>128</td>
<td>1.0</td>
<td>147.</td>
</tr>
<tr>
<td>256</td>
<td>1.0</td>
<td>166.</td>
</tr>
<tr>
<td>512</td>
<td>1.0</td>
<td>175.</td>
</tr>
<tr>
<td>1024</td>
<td>1.0</td>
<td>179.</td>
</tr>
<tr>
<td>2 processor</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>0.971</td>
<td>218.</td>
</tr>
<tr>
<td>128</td>
<td>0.976</td>
<td>287.</td>
</tr>
<tr>
<td>256</td>
<td>0.981</td>
<td>326.</td>
</tr>
<tr>
<td>512</td>
<td>0.988</td>
<td>346.</td>
</tr>
<tr>
<td>1024</td>
<td>0.994</td>
<td>356.</td>
</tr>
<tr>
<td>4 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>0.943</td>
<td>419.</td>
</tr>
<tr>
<td>128</td>
<td>0.962</td>
<td>566.</td>
</tr>
<tr>
<td>256</td>
<td>0.977</td>
<td>649.</td>
</tr>
<tr>
<td>512</td>
<td>0.987</td>
<td>691.</td>
</tr>
<tr>
<td>1024</td>
<td>0.993</td>
<td>711.</td>
</tr>
<tr>
<td>8 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>0.855</td>
<td>760.</td>
</tr>
<tr>
<td>128</td>
<td>0.930</td>
<td>1024.</td>
</tr>
<tr>
<td>256</td>
<td>0.968</td>
<td>1286.</td>
</tr>
<tr>
<td>512</td>
<td>0.984</td>
<td>1378.</td>
</tr>
<tr>
<td>1024</td>
<td>0.993</td>
<td>1422.</td>
</tr>
<tr>
<td>16 processors</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>0.667</td>
<td>1186.</td>
</tr>
<tr>
<td>128</td>
<td>0.845</td>
<td>1988.</td>
</tr>
<tr>
<td>256</td>
<td>0.940</td>
<td>2498.</td>
</tr>
<tr>
<td>512</td>
<td>0.976</td>
<td>2735.</td>
</tr>
<tr>
<td>1024</td>
<td>0.990</td>
<td>2837.</td>
</tr>
</tbody>
</table>

3.3.2. Projected performance. The first two result columns of Table 3 depict the execution rates and efficiencies of factoring large matrices using Eq. (14) for every 64 rows and columns. For \(n = 64\), the ratios of Table 1 apply. As \(n\) increases for a fixed \(p\), the \(b_2^2\) term in Eq. (14) predominates and the execution rate per processor approaches that of the blocked multiply, or 183 MFLOPS. Between these extremes, Table 3 shows a high efficiency, e.g.,

\[
\eta \geq 0.968
\]

for \(p = 8, n = 256\).

An alternative solution would be to ignore the coding complexity of the microtasked diagonal block factorization and perform instead a uniprocessor diagonal block factorization, while idling the remaining \(p - 1\) processors. The substitution and multiplication would remain distributed among \(p\) processors. When \(n = 256\) and \(p = 8\), the last column of Table 3 shows that under these conditions the above efficiency of 0.968 decreases to 0.549; an efficiency of 0.97 now requires \(n > 1024\). As \(n \to \infty\), however, this solution again approaches 183 MFLOPS per processor.
Figure 3 combines the performance of code #1 of Table 1 for \( n \leq 64 \) with the performance of the blocked solution of Table 3 for \( n \geq 64 \). A smooth transition is shown between a small grain solution for small problems to a hybrid solution for \( n \geq 64 \). Thus, the tasking model of Fig. 1 is dynamic as a function of \( n \), with the large grain tasks \( T^1(k) \) ... \( T^p(k) \) missing for \( n \leq 64 \). This adaptability allows exploitation of the best features of small-grain and large-grain models.

3.4. Comparisons with other parallel factorization algorithms

In [12] a factorization algorithm based on matrix-vector multiplication is given. This has the appeal of being highly modular in the Fortran level, calling on general tasking routines and efficiently-coded matrix and pivoting subroutines. A price is extracted for small problems, however. For example, in [12] a speedup of approximately 1.5 over a uniprocessor Fortran code is achieved when \( n = 64 \); Figure 3 indicates a speedup of 1.94 over a uniprocessor CAL code for \( n = 64 \) and \( p = 2 \). Although experimental comparative timing does not exist at this writing, an overall speedup of between 2.5:1 and 3:1 can be estimated for matrices of this size without pivoting. Asymptotically in \( n \), overhead vanishes and both implementations would approach full machine performance. The Fortran-based code would then be desirable.

4. Conclusions

From a general algorithmic viewpoint, blocked elimination is representative of a class of MP algorithms which seek to solve tightly-coupled problems by first performing a decoupling step (diagonal block factorization) which then permits concurrent independent solution. In this case, the concurrent tasks are identical, large, and highly vectorizable—ideal for VMP architectures. If the decoupling step is a small fraction of overall computation, it is worth considering, as depicted in Table 3 for large \( n \), assigning it to a uniprocessor, idling the other processors, and accepting a small loss in overall efficiency.

Among other conclusions specific to the CRAY are the following.

1) A central main memory, together with rotating shared registers to pass addresses and counters, will support 8–16 tightly-coupled processors in small linear algebra applications.
2) Vector instruction execution can mask interprocessor task control communication, removing signalling as a source of overhead. This probably requires use of a low-level (assembly) language to achieve concurrency of the control and numerical functions.

3) Performance of tightly-coded uniprocessor codes may suffer dramatically from operand waits not anticipated in the uniprocessor version. Codes involving simpler task phasing may be better (such as Code #1 of Table 1).

4) As Table 1 shows, speedups can be misleading representation of performance. Absolute performance is a better measure.

Acknowledgement

The author is indebted to Paul Summers and Ken Elliott for development of the CRAY X-MP simulator. The algorithm research was supported by the Air Force Office of Scientific Research under Grants 80--158 and 84-0096, the National Aeronautics Space Administration (Ames Research Center) under Grant NCC2-201, and Los Alamos National Laboratory.

References