THE UNIVERSITY OF MICHIGAN

DEPARTMENT OF ELECTRICAL ENGINEERING

COOLEY ELECTRONICS LABORATORY

Technical Memorandum No. 83

A 1-Mc Transistor DC Amplifier

By: E. M. AUPPERLE

Approved by: H. W. FARRIS



Under Contract With:

CONTRACT NO. DA-36-039 sc-78283, DEPT. OF ARMY PROJ. NO. 3A99-06-001-01, PLACED BY: U. S. ARMY SIGNAL RESEARCH AND DEVELOPMENT LABORATORY, FORT MONMOUTH, N. J.

January 1961

THE UNIVERSITY OF MICHIGAN RESEARCH INSTITUTE . ANN ARBOR

THE UNIVERSITY OF MICHIGAN ENGINEERING LIBRARY

THE UNIVERSITY OF MICHIGAN RESEARCH INSTITUTE ANN ARBOR

A 1-MC TRANSISTOR DC AMPLIFIER

Technical Memorandum No. 83

Cooley Electronics Laboratory

Department of Electrical Engineering

By: E. M. Aupperle

Approved by:

A CEL publication is given a memorandum designation due to reservations in one or more of the following respects:

- 1. The study reported was not exhaustive.
- 2. The results presented concern one phase of a continuing study.
- 3. The study reported was judged to have insufficient scope.

Project 2899

TASK ORDER NO. EDG-4 CONTRACT NO. DA-36-039 sc-78283 SIGNAL CORPS, DEPARTMENT OF THE ARMY DEPARTMENT OF ARMY PROJECT NO. 3A99-06-001-01

January 1961

:		

TABLE OF CONTENTS

LIST OF T	LLUSTRATIONS	Page iii	
ABSTRACT	THOOTIET TOUC.		
	DI MITTON	iv	
	DUCTION	1	
2. CIRCU	2. CIRCUIT DESCRIPTION		
3. EXPER	3. EXPERIMENTAL EVALUATION		
4. APPLI	CATIONS	7	
APPENDIX		8	
BIBLIOGRA	PHY	13	
DISTRIBUT	ION LIST	14	
	LIST OF ILLUSTRATIONS		
Figure		Page	
1	The completed dc amplifier package.	1	
2	Basic open loop circuit.	2	
3	Typical feedback arrangement.	4	
4	Complete circuit diagram.	5	
5	Experimental frequency response.	5	
6	Square wave response.	6	
7	Dc drift vs. operating temperature.	6	
A.1	Differential amplifier stage.	8	
A.2	Low frequency, small-signal equivalent circuit of Figure A.l.	8	
A.3	Two input configurations (a) Direct (b) Feedback arrangement.	11	
A.4	Thevenin equivalent circuit of Fig. A.3(b).	11	

ABSTRACT

The design and evaluation of a stable, inexpensive, transistor dc amplifier capable of significent voltage gain from dc to several megacycles is presented. This device was built to serve in a wide-band, phase-lock loop application; however, it can replace a conventional operational amplifier in many circuits when space, weight, and bandwidth are important considerations. The amplifier features a differential input and an emitter follower, the latter to provide a low output impedance.

A 1-MC TRANSISTOR DC AMPLIFIER

1. INTRODUCTION

The voltage gain of a typical dc amplifier is designed to decrease rapidly as a function of increasing frequency. Indeed, the unity gain frequency is seldom more than a few hundred kilocycles. This paper presents the design and analysis of a stable, wide-band, transistor dc amplifier. The amplifier incorporates a differential input stage and is terminated in an emitter-follower stage to provide a low output impedance. The open loop voltage gain of this simple four-transistor circuit is approximately 1000 at low frequencies. With an appropriate feedback resistor the circuit will provide a voltage gain of 50 with the 3db point at 1.1 Mc. Figure 1 is a picture of the completed amplifier.




Fig. 1. The completed dc amplifier package.

2. CIRCUIT DISCRIPTION

The basic open loop circuit is shown in Fig. 2. This circuit requires both a positive and a negative voltage supply, which conveniently permits a dc output centered about zero. The entire voltage gain results from the first two stages, while the third stage supplies a current gain and provides the low output impedance. The




Fig. 2. Basic open-loop circuit.

voltage gain of the differential input stage for low-frequency, small-amplitude signals is derived in the Appendix. The result for an appropriate choice of resistor values is:

$$v_{3} = -\frac{R_{2}\beta_{1}\beta_{2}(v_{2}-v_{1})}{R_{s_{1}}\beta_{2}+R_{s_{2}}\beta_{1}}$$
 (1)

where:

 V_3 is the instantaneous voltage across R_2

 $\beta_{\mbox{\scriptsize l}}$ and $\beta_{\mbox{\scriptsize 2}}$ are the respective values of beta for $T_{\mbox{\scriptsize l}}$ and $T_{\mbox{\scriptsize 2}}$

 R_{s_1} and R_{s_2} are the respective values of the source impedance.

For the symetrical case where $\beta_1 = \beta_2 = \beta$ and $\beta_1 = \beta_2 = \beta_1$, the gain becomes:

$$v_{3} = -\frac{R_{2}\beta(v_{2}-v_{1})}{2R_{s}}$$
 (2)

It follows that a substantial voltage gain is possible with this unit, and, furthermore, the sole transistor parameter which affects the gain is β .

The voltage gain of the second stage is discussed in detail in many books on transistor circuit applications. The appropriate expression is:

$$\frac{v_0}{v_3} \simeq -\frac{\alpha_3^{R_{14}}}{R_5 + r_{e_3}/(1-\alpha_3)}$$
 (3)

when:

$$R_{\mu} \ll r_{c_3}$$
 and $R_5 \ll R_6$

If the constraint, $\frac{r_{e_3}}{1-\alpha_3} \ll R_5 \ll R_6$, applies to R_5 , then the gain of the second stage is independent of all transistor parameters except α_3 , and Eq. 3 becomes:


$$\frac{v_0}{v_3} \simeq -\frac{\alpha_3 R_4}{R_5} \tag{4}$$

When Eqs. 2 and 4 are combined, the open-loop voltage gain is given by:

$$V_0 = A_1 A_2 (V_2 - V_1)$$
 (5)

where:

$$A_1 \simeq -\frac{\beta R_2}{2R_s}$$
 and $A_2 \simeq -\frac{\alpha_3 R_4}{R_5}$



It is to be observed that a phase reversal occurs for V_1 but not for V_2 .

Amplifiers of this type are usually operated with some form of feedback. Consider the arrangement in Fig. 3. The gain for this

Fig. 3. Typical Feedback Arrangement.

circuit is also derived in the Appendix with the final simple results:

$$\frac{V_0}{V_2} \simeq \left(1 + \frac{R_{fb}}{R_{s_1}}\right) \tag{6}$$

when the forward gain, $\frac{v_0}{v_1}$, is negative and $|\frac{v_0}{v_1}| \gg \frac{R_{fb} + R_{s_1}}{R_2}$.

3. EXPERIMENTAL EVALUATION

The actual experimental circuit is given in Fig. 4. The frequency response of this unit was obtained using a source with an internal impedance of 528 ohms.




Fig. 4. Complete circuit diagram.

The measured low frequency voltage gain was 53.5 with a 3db bandwidth of 1.1 Mc. The experimental frequency response curve is presented in Fig. 5. At 10 kc the input impedance was found to be 100 k ohms




Fig. 5. Experimental frequency response.

shunted with 35 pf, while the output impedance was 20 ohms. The output response to 1 kc, 10 kc, 100 kc, and 1 Mc square-wave input signals is shown in Fig. 6. The dc drift at room temperature (~25°C) re-




Fig. 6. Square wave response.




Fig. 7. Dc drift vs. operating temperature.

ferred to the input was approximately 1 mv/24 hr. A low frequency noise voltage with a 50 μv rms level again referred to the input was also observed. This fluctuation noise was reduced by an order of magnitude when a high pass filter with a cut-off frequency of 15 cycles was placed in the output circuit of the amplifier. Figure 7 indicates the dc drift as a function of operating temperature.

4. APPLICATIONS

The total cost of materials for this amplifier, exclusive of a mounting structure, is less than twenty dollars. All the components are commercially available through electronic equipment suppliers.

Since the amplifier has many desirable electronic properties and also is physically small, light weight, and inexpensive, it has many applications. Briefly, these include wideband transistor control systems, a cheap and compact computer component, and satellite instrumentation circuits. With an appropriate input or output filter this amplifier could also be used as a wideband audio amplifier.

This unit was initially designed for use in a wideband phase-lock circuit. The high dc gain of typical commercial circuits was not required, however it was essential to have a one-megacycle bandwidth. In this sense this amplifier is not equivalent to the high dc gain operational amplifiers found in analog computer applications. By the addition of another stage of voltage gain it would be possible to increase the dc open-loop gain to approximately 30,000. Some loss of bandwidth would be expected, and the problem of stability would increase.

APPENDIX

A very useful and practical input stage for a dc amplifier is the differential amplifier. A typical transistor circuit is shown in Fig. A.l. The output voltage may be taken across either R_1 or R_2 , however, there is a 180-degree phase difference in these two voltages.




Fig. A.l. Differential amplifier stage.

small-signal analysis of Fig. A.1. An equivalent circuit is depicted in Fig. A.2. Here the assumption is that $R_1 \ll r_{c_1}$ and $R_2 \ll r_{c_2}$, hence the parallel combinations are essentially equivalent to R_1 and R_2 , respectively.

In the circuit of Fig. A.l it is possible to set R_1 equal to zero without directly affecting V_3 . However, when this is done the circuit no longer retains its insensitivity to variations in collector conductance of T_1 . In general it is desirable to select matched transistors and set $R_1 = R_2$. Consider now the low frequency,




Fig. A.2. Low frequency, small-signal equivalent circuit of Figure A.1.

To simplify the following analysis we will define:

$$R_{s_1}^* = R_{s_1} + r_{b_1}$$

$$R_{s_2}^* = R_{s_2} + r_{b_2}$$

The following equations may then immediately be written:

$$V_{1} = R_{s_{1}}^{*}i_{b_{1}} + r_{e_{1}}i_{e_{1}} + R_{3}(i_{e_{1}} + i_{e_{2}})$$

$$V_{2} = R_{s_{2}}^{*}i_{b_{2}} + r_{e_{2}}i_{e_{2}} + R_{3}(i_{e_{1}} + i_{e_{2}})$$

$$i_{e_{1}} = i_{b_{1}}(1 + \beta_{1})$$

$$i_{e_{2}} = i_{b_{2}}(1 + \beta_{2})$$

These lead to the linear system:

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} \left\{ R_{s_1}^* + (1 + \beta_1) r_{e_1} + R_3 (1 + \beta_1) \right\} & R_3 (1 + \beta_2) \\ R_3 (1 + \beta_1) & \left\{ R_{s_2}^* + (1 + \beta_2) r_{e_2} + R_3 (1 + \beta_2) \right\} \end{bmatrix} \cdot \begin{bmatrix} i_{b_1} \\ i_{b_2} \end{bmatrix}$$

For the conditions

$$R_3 \stackrel{?}{=} R_{s_i} \gg (\beta_i + 1)r_{e_i}, \beta_i \gg 1 \quad i = 1,2$$

it can be shown that

$$i_{b_1} \approx \frac{R_3(1 + \beta_2) (V_1 - V_2)}{\Delta}$$

$$i_{b_2} \approx \frac{R_3(1 + \beta_1) (V_2 - V_1)}{\Delta}$$

where:

$$\triangle \simeq R_3 [R_{s_1}^* (1 + \beta_2) + R_{s_2}^* (1 + \beta_1)]$$

Hence:

$$i_{b_{2}} = \frac{(1 + \beta_{1})(v_{2} - v_{1})}{R_{s_{1}}^{*}(1 + \beta_{2}) + R_{s_{2}}^{*}(1 + \beta_{2})} \simeq \frac{\beta_{1}(v_{2} - v_{1})}{R_{s_{1}}^{*}\beta_{2} + R_{s_{2}}^{*}\beta_{1}}$$

and

$$i_{b_1} = -\frac{(1+\beta_2)}{(1+\beta_1)} i_{b_2} \approx -\frac{\beta_2}{\beta_1} i_{b_2}$$

This last result indicates that the phase of the two currents and hence the voltages across R_1 and R_2 are 180 degrees apart. The voltage across R_2 is given by

$$v_{3} = -\beta_{2}R_{2}i_{b_{2}} = -\frac{R_{2}\beta_{1}\beta_{2}(v_{2} - v_{1})}{R_{s_{1}}^{*}\beta_{2} + R_{s_{2}}^{*}\beta_{1}}$$
(A.1)

For the case of complete symmetry the above reduces to

$$v_3 \simeq -\frac{R_2\beta(v_2 - v_1)}{2R_s^*}$$

If now $R_{s_i} \gg r_{b_i}$ (i = 1,2), then it follows that

$$\mathbf{v}_{3} = -\frac{R_{2} \beta_{1} \beta_{2} (\mathbf{v}_{2} - \mathbf{v}_{1})}{R_{s_{1}} \beta_{2} + R_{s_{2}} \beta_{1}}$$
(A.2)

This is independent of all transistor parameters other than the two betas. Note that the above equations presuppose that the transistors are operating about a properly chosen quiescent point. A significant point to observe is that for $V_1 = V_2$, the input impedance is infinite, subject to the above approximate expressions.

Now consider replacing the input source A.3(a) with A.3(b). With the aid of Thevenin's theorem, the equivalent circuit of A.3(b) is as shown in Fig. A.4.




Fig. A.3. Two input configurations: Fig. A.3. The venin equivalent (a) Direct circuit of Fig. A.3(b). (b) Feedback arrangement.

Substituting this into Eq. A.2, there obtains:

$$V_{3} = \frac{R_{2}\beta_{1}\beta_{2}\left(V_{2} - \frac{R_{s_{1}}V_{0}}{R_{s_{1}} + R_{fb}}\right)}{\left(\frac{R_{s_{1}}R_{fb}}{R_{s_{1}} + R_{fb}}\right)\beta_{2} + R_{s_{2}}\beta_{1}}$$

If one now sets: $V_0 = A_2 V_3$,

then:

$$\frac{v_{0}}{A_{2}} = \frac{R_{2}\beta_{1}\beta_{2}\left(v_{2} - \frac{R_{s_{1}}v_{0}}{R_{s_{1}} + R_{fb}}\right)}{\left(\frac{R_{s_{1}}R_{fb}}{R_{s_{1}}R_{fb}}\right)\beta_{2} + R_{s_{2}}\beta_{1}}$$

or:

$$\frac{\mathbf{v}_{0}}{\mathbf{v}_{2}} = \left(1 + \frac{\mathbf{R}_{fb}}{\mathbf{R}_{s_{1}}}\right) \frac{1}{1 - \frac{1}{\mathbf{A}_{2}\mathbf{R}_{2}\beta_{1}} \left[\frac{\mathbf{R}_{s_{2}}\beta_{1}}{\mathbf{R}_{s_{1}}\beta_{2}} \left(\mathbf{R}_{fb} + \mathbf{R}_{s_{1}}\right)\right]}$$
(A.3)

If we assume $\beta_1 = \beta_2 = \beta$ and $R_{s_1} = R_{s_2}$, this becomes:

$$\frac{V_{0}}{V_{2}} = \left(1 + \frac{R_{fb}}{R_{s_{1}}}\right) \frac{1}{1 - \frac{1}{A_{2}R_{2}\beta}(R_{fb} + R_{s_{1}})}$$

For $A_2 \gg 0$ this system has regenerative feedback. Indeed the system will be unstable for

$$0 < A_2 < \frac{R_{fb} + R_{s_1}}{\beta R_2}$$

For $A_2 < 0$ the system is degenerative. The usual case is for

$$|A_2B| \gg \frac{R_{fb} + R_{s_1}}{R_2}$$

and for A to be negative. Hence,

$$\frac{v_0}{v_2} \simeq 1 + \frac{R_{fb}}{R_{s_1}}$$

and if $R_{fb} \gg R_{s_1}$, this leads to

$$\frac{v_0}{v_2} \simeq \frac{R_{fb}}{R_{s_1}}$$

This equation indicates that for the above assumptions the dc amplifier

with degenerative feedback has an overall voltage gain which, within the above approximations, is independent of the transistor characteristics. The value of this last result, of course, depends on the stability of the open-loop gain.

BIBLIOGRAPHY

Fitchen, F. C. Transistor Circuits Analysis and Design. Princeton, N. J.: D. Van Nostrand Company, Inc., 1960.

Riddle, R. L. and Ristenbatt, M. P. Transistor Physics and Circuits. Englewood Cliffs, N. J.: Prentice-Hall, Inc., 1958.

Shea, R. F. <u>Transistor Audio Amplifier</u>. New York: John Wiley and Sons, Inc., 1955.

DISTRIBUTION LIST

Copy No.		Copy No.	
1-2	Commanding Officer, U.S. Army Signal Research and Development Laboratory, Fort Monmouth, New Jersey, Attn: Senior Scien-	28	Chief, Bureau of Naval Weapons, Code RRR-E, Department of the Navy, Washington 25, D.C.
3	tist, Countermeasures Division Commanding General, U.S. Army Electronic	29	Chief of Naval Operations, EW Systems Branch, OP-35, Department of the Navy, Washington 25, D. C.
	Proving Ground, Fort Huachuca, Arizona, Attn: Director, Electronic Warfare De- partment		Chief, Bureau of Ships, Code 691C, Department of the Navy, Washington 25, D.C.
4	Chief, Research and Development Division, Office of the Chief Signal Officer, De- partment of the Army, Washington 25, D.C.,	31	Chief, Bureau of Ships, Code 684, Department of the Navy, Washington 25, D.C.
	Attn: SIGEB	32	Chief, Bureau of Naval Weapons, Code RAAV-33, Department of the Navy, Washington 25, D.C.
5	Commanding Officer, Signal Corps Electronics Research Unit, 9560th USASRU, P.O. Box 205, Mountain View, California	33	Commander, Naval Ordnance Test Station, Inyokern, China Lake, California, Attn: Test Director-Code 30
6	U.S. Atomic Energy Commission, 1901 Constitution Avenue, N.W., Washington 25, D.C., Attn: Chief Librarian	34	Director, Naval Research Laboratory, Countermeasures Branch, Code 5430, Washington 25, D.C.
7	Director, Central Intelligence Agency, 2430 E Street, N.W., Washington 25, D.C., Attn: OCD	35	Director, Naval Research Laboratory, Washington 25, D.C., Attn: Code 2021
8	Signal Corps Liaison Officer, Lincoln Laboratory, Box 73, Lexington 73, Mass., Attn: Col. Clinton W. James	36	Director, Air University Library, Maxwell Air Force Base, Alabama, Attn: CR-4987
9 -1 8	Commander, Armed Services Technical Information Agency, Arlington Hall Station, Arlington 12, Virginia	37	Commanding Officer-Director, U.S. Naval Electronic Laboratory, San Diego 52, Galifornia
19	Commander, Air Research and Development Command, Andrews Air Force Base, Washing- ton 25, D.C., Attn: RDTC	38	Office of the Chief of Ordnance, Department of the Army, Washington 25, D.C., Attn: ORDTU
20	Directorate of Research and Development, USAF, Washington 25, D.C., Attn: Chief, Electronic Division	39	Chief, West Coast Office, U.S. Army Signal Research and Development Laboratory, Bldg. 6, 75 S. Grand Avenue, Pasadena 2, Calif.
21-22	Commander, Wright Air Development Center, Wright Patterson Air Force Base, Ohio,	40	Commanding Officer, U.S. Naval Ordnance Laboratory, Silver Springs 19, Maryland
23	Attn: WCOSI-3 Commander, Wright Air Development Center,	41-42	Chief, U.S. Army Security Agency, Arlington Hall Station, Arlington 12, Virginia, Attn: IADEV
~~	Wright Patterson Air Force Base, Ohio, Attn: WCLGL-7	43	President, U.S. Army Defense Board, Head-
24	Commander, Air Force Cambridge Research Center, L. G. Hanscom Field, Bedford, Massachusetts, Attn: CROTLR-2	44	quarters, Fort Bliss, Texas President, U.S. Army Airborne and Electronics Board, Fort Bragg, North Carolina
25	Commander, Rome Air Development Center, Griffiss Air Force Base, New York, Attn: RCSSLD	45	U.S. Army Antiaircraft Artillery and Guided Missile School, Fort Bliss, Texas
26	Commander, Air Proving Ground Center, Attn: Adj/Technical Report Branch Eglin	46	Commander, USAF Security Service, San Antonio, Texas, Attn: CLR
07	Air Force Base, Florida	47	Chief, Naval Research, Department of the Navy, Washington, 25, D.C., Attn: Code 931
27	Commander, Special Weapons Center, Kirt- land Air Force Base, Albuquerque, New Mexico		

Copy No.		Copy No.	
48	Commanding Officer, U.S. Army Security Agency, Operations Center, Fort Huachuca, Arizona	61	Commanding Officer, U.S. Naval Air Development Center, Johnsville, Pennsylvania, Attn: Naval Air Development Center Library
49	President, U.S. Army Security Agency Board, Arlington Hall Station, Arlington 12, Virginia	62	Commanding Officer, U.S. Army Signal Research and Development Laboratory, Fort Mommouth, New Jersey, Attn: U.S. Marine Corps Liaison Office, Code AO-4C
50	Operations Research Office, John Hopkins University, 6935 Arlington Road, Bethesda 14, Maryland, Attn: U.S. Army Liaison Officer	63	President, U.S. Army Signal Board, Fort Monmouth, New Jersey
51	The Jopkins University, Radiation Laboratory, 1315 St. Paul Street, Baltimore 2, Maryland Attn: Librarian	64-73	Commanding Officer, U.S. Army Signal Research and Development Laboratory, Fort Monmouth, New Jersey Attn: 1 copy - Director of Research 1 copy - Technical Documents Center
52	Stanford Electronics Laboratories, Stanford University, Stanford, California, Attn: Applied Electronics Laboratory Document Library		ADT/E l copy - Chief, Countermeasures Systems Branch, Counter- measures Division
53	HRB-Singer, Inc., Science Park, State College, Pennsylvania, Attn: R. A. Evans, Manager, Technical Information Center		l copy - Chief, Detection and Loca- tion Branch, Countermeasures Division l copy - Chief, Jamming and Deception Branch, Countermeasures
54	ITT Laboratories, 500 Washington Avenue, Nutley 10, New Jersey, Attn: Mr. L. A. DeRosa, Div. R-15 Lab.		División l copy - File Unit No. 2, Mail and Records, Countermeasures
55	The Rand Corporation, 1700 Main Street, Santa Monica, California, Attn: Dr. J. L. Hult		Division 1 copy - Chief, Interference reduction Branch, Electromagnetic Environment Division
56	Stanford Electronics Laboratories, Stanford University, Stanford, California, Attn: Dr. R. C. Cumming	74	3 copies - Chief, Security Division (for retransmittal to BJSM) Director, National Security Agency, Fort
57	Willow Run Laboratories, The University of Michigan, P.O. Box 2008, Ann Arbor, Michigan, Attn: Dr. Boyd	7 5	George G. Meade, Maryland, Attn: TEC Dr. H. W. Farris, Director, Cooley Electronics Laboratory, University of Michigan Research Institute, Ann Arbor, Michigan
58	Stanford Research Institute, Menlo Park, California, Attn: Dr. Cohn	76 - 79	Cooley Electronics Laboratory Project File, University of Michigan Research Institute,
59 - 60	Commanding Officer, U.S. Army Signal Missile Support Agency, White Sands Missile Range, New Mexico, Attn: SIGWS-EW and SIGWS-FC	100	Ann Arbor, Michigan Project File, University of Michigan Research Institute, Ann Arbor, Michigan

Above distribution is effected by Countermeasures Division, Surveillance Department, USASRDL, Evans Area, Belmar, New Jersey. For further information contact Mr. I. O. Myers, Senior Scientist, Telephone PRospect 5-3000, Ext. 61252.

