A Block-Oriented Equation Solver
for the CRAY-1

D. A. Calahan

Systems Engineering Laboratory
University of Michigan
Ann Arbor, Michigan 48109
December 1, 1980
SEL Report #136

Sponsored by the
Directorate of Mathematical and Information Sciences
Air Force Office of Scientific Research
Under Grant 80-0158
Abstract
This report describes algorithms, applications, and use of a general block-oriented sparse equation solver for a memory-hierarchical, functionally concurrent vector processor, the CRAY-1.

Acknowledgment
The usefulness of a CRAY-1 clock-level simulator written by D. A. Orbits in developing this high performance code is acknowledged.

Availability
These programs are available on a user-supplied 9 track tape. Specify desired density, labelling, and blocking.
Table of Contents

I. INTRODUCTION
   A. Sparse Equation Solvers............................. 1
   B. Block Equation Solvers............................. 2
      1. Kernels of sparse solvers........................ 2
      2. Block solver characteristics.................... 4

II. ALGORITHM ORGANIZATION
   A. Introduction........................................ 6
   B. Global Blocking..................................... 7
   C. Local Blocking...................................... 7
   D. Numeric Storage Considerations.................... 11
   E. Solution of Band Equations......................... 12

III. TIMING MODELS AND PERFORMANCE EVALUATION
   A. Introduction........................................ 15
   B. Example: Block Tridiagonal Matrices............... 15
   C. Example: Banded Matrices........................... 15
   D. Other Timing Considerations....................... 18
      1. Efficiency........................................ 18
      2. Bounds on Execution Rate......................... 19
   E. Precise Timing Simulation.......................... 20

IV. PROGRAM DESCRIPTION AND USER INFORMATION
   A. Introduction........................................ 22
   B. A general Driver Program.......................... 22
      1. High Level Descriptors............................ 22
      2. Equation Formulation.............................. 25
      3. A Fortran Simulator............................... 25
   C. Generation of Block Descriptors.................... 25

Conclusions............................................. 29
References............................................. 30
PREFACE

Because the body of the report considers detailed algorithmic issues, this preface is intended to present the principal rationale which motivated development of this software, and which would justify the reader to consider its adoption.

Heretofore, sparse matrix methods have been used only for the solution of somewhat unusually-structured matrices; however, the specialized structure of hierarchically-organized vector processors such as the CRAY-1 suggest important new applications of this methodology.

For example, the solution of a small full matrix through Fortran will execute at an asymptotic rate one-third the maximum processing rate of the CRAY-1, due to the difficulty of managing the vector register cache memory through Fortran. This limitation can be corrected at present only by using assembly language or by unorthodox Fortran programming. Moreover, when the matrix size increases beyond 64, vector length limitations require that, to maintain high execution rates, the full matrix be artificially blocked and the matrix reduced a block at a time. Thus the user is threatened with unaccustomed programming and algorithmic detail for what may appear to be a routine linear algebra task.

The programming difficulty increases substantially when the matrix itself has a sparsity structure. For example, the maintenance of high processing rates at the bandedge of a band matrix -- partitioned for the above reason -- is a difficult task. For this reason, at the time of this writing, no high performance general band solver is known to exist. Matrix structural irregularities resulting from boundary conditions associated with solution of partial differential equations are even more challenging. As a result, the discipline-oriented researcher is initially inclined to accept the above-mentioned 3:1 degradation obtainable from a vectorized Fortran code.

By exploiting traditional sparse matrix methodology, this partitioning and high performance blocked solution can be performed automatically or at least under the high level control of an enlightened user. In this software, two levels of control of the solution process are provided.
(a) Certain common types of matrix structures (full, banded, block tri-diagonal) can be described by several parameters (matrix size, bandwidth, etc.); a partitioned matrix description is automatically formed and the normal calls to numerical factorization and substitution codes carried out by the user.

(b) At the lowest level, two levels of block descriptors can be provided by the user who has a matrix sparsity structure not provided for above.

Because reduced execution time is the primary motivation for utilization of this unfamiliar software, it is important to give the reader/user a means of estimating this timing. Three levels of performance prediction are provided.

(1) If block sizes are of a constant or a known minimum size, bounds on the execution rates can be given independently of the matrix sparsity structure (Table 5).

(2) Tables of solution times for common matrix structures are also given in this report.

(3) A precise timing model of the software package has been devised using a CRAY-1 timing simulator and captured in a Fortran program. The result is that a Fortran version of the software exists that produces, besides a numerical solution, a precise timing estimate of this numerical solution on the CRAY-1. This is intended to be useful to determine, on a local scalar machine, the speedups achievable with the CRAY-1 software, given either of two levels of problem descriptions above.
I. INTRODUCTION

A. Sparse Equation Solvers

General sparse equation solvers are complicated software packages which solve directly (contrast iteratively) simultaneous linear equations having an arbitrary off-pivot sparsity structure [1] - [2]. This structure is described either by a linked list [3] or a bit map [4]. Such solvers have been used for more than a decade as kernels in (1) the implicit solution of algebraic and ordinary differential equations associated with lumped physical systems such as electronic circuits, electrical power systems, and 3-D mechanisms, and (2) the solution of discretized partial differential equations (PDE's) such as arise in oil reservoir simulation.

This report examines the characteristics and applications of such solvers implemented on a memory-hierarchical vector processor, the CRAY-1. Because the architecture is fixed, a "bottom-up" approach is used, wherein the performance of appropriate numerical kernels on the CRAY-1 is studied first. These kernels are shown to have a strong preference for block matrix structure. This single fact profoundly affects the development of the solver and its applications, discussed in the remainder of the paper.

Because this study is directed toward a specific processor, it is first well to summarize three general issues which implementation of such a code on any vector processor are likely to involve.

(a) Algorithmically, vectors arise from either local matrix density (coupling of variables) or from symmetries in globally decoupled parts of the problem structure. The former will be considered in this report; the latter is discussed in [5].

(b) The coding of such a solver will profoundly affect its efficiency; this coding in turn is intimately related to the data flow of the processor, in part due to the linked list or bit processing. This implies a need for coding in a low level language and a consequent high degree of machine dependency. The CRAY-1 was chosen for this study due to its superior scalar and short vector performance. Linked lists rather than bit maps were adopted because of the CRAY-1's
limited bit-controllable vector operations.

(c) The performance evaluation involves construction of a timing model so that the price paid for using a vector processor and a general equation-solving code can be evaluated by a potential user. In this study, the general solver will be shown to execute faster than codes written for specific matrix structures and conventionally coded in CAL (Cray Assembly Language).

B. **Block Equation Solvers**

1. **Kernels of Sparse Solvers.**

   The proposed general sparse equation solver operates on linked list descriptions of the matrix structure. Because vector operations utilizing linked lists (termed "gathering" and "scattering") commonly proceed at 1/5 to 1/10 the speed of linearly-indexed array computation, it is important for efficient vector operation that the list not point to a **single** non-zero element. Assuming significant local matrix coupling, the list should point to either

   (a) a dense segment of a row or column, or, more generally,
   
   (b) a dense block

   of the matrix. With sufficient numeric computation resulting from this density, the index list processing can be overlapped or at least overwhelmed by the numeric computation.

   Consider the factorization of a matrix $A$ into upper and lower triangular forms $U$ and $L$ respectively. The numeric kernel is commonly of the form

   $$D_i + D_i - B_i C_i$$

   where $D_i$, $B_i$, and $C_i$ are submatrices from the overall sparse systems matrix. The accumulation of the column segments of (a) will be termed a **line-vector** operation of the form

   $$A_{i:j,k} + A_{i:j,k} - u_{k,l} L_{i:j,k}$$
Figure 1. Accumulation models

Figure 2. Execution rate of CRAY-1 for multiplication and accumulation of two qxp and pxr matrices. q is limited to 64 by vector length restriction.
where $A_{i:j,k}$ and $L_{i:j,\ell}$ are dense column segments of the matrix $A$ and the triangular factor $L$, extending from row $i$ to row $j$, and $u_{k,\ell}$ is an element of $U$ (Figure 1(a)). A block-vector operation can be written (Figure 1(b)).

$$A_{i:j,p:q}^+ A_{k:j,p:q} - L_{i:j,k:\ell}^\top U_{k:\ell,p:q} \quad (3)$$

with similar subscript notation to indicate initial and final row and column indices.

An approximate timing model for the line-vector accumulation loop on the CRAY-1 has been found by simulation to be

$$\text{MFLOPS} = 53.3 \left( \frac{1}{1 + 31.3/\bar{\ell}} \right) \quad (4)$$

where $\bar{\ell}$ is the average length of a dense column segment encountered during the accumulation. This model, valid when all vectors are longer than 14, achieves a maximum rate of 35.8 for $\bar{\ell} = 64$, the maximum vector length on the CRAY-1.

The mathematical model for the vector block accumulation of (3) is given in Figure 2 as a function of block dimensions. The asymptotic rate of this kernel is 151 MFLOPS for $q = 64$ (the vector length) and $p$ and $q$ large.

The ratio of asymptotic execution rates ($151/35.8 = 4.2$) can be traced directly to the memory bandwidth required to implement the line-vector accumulation of (2), where an element of $A_{i:j,k}$ and $L_{k:j,\ell}$ must be loaded and $A_{i:j,k}$ stored for each and multiply. With a single memory path transferring one word in 12.5 nsec, the low asymptotic rate of $2(80 \times 10^6)/3 = 53.3$ MFLOPS of (4) follows.

2. Block Solver Characteristics

The above preference for block processing is unfortunate in the sense that such blocking is not unique and little is known of "optimal" methods of blocking a general sparse matrix. The equation formulation and the "fill" production [6] produce considerable overlapping of block structures, often masking the original problem structure. An example blocked structure is shown in Figure 3. Thus, a block solver must either be given the block structure or await the development of
Figure 3. Block structure of dissected finite element matrix; boundary conditions account for some irregularities in block structure. Blackened regions indicate where non-zeros were added to conform to blocking rules.
blocking algorithms. This report considers only the development of the solver, in part because general blocking methods will undoubtedly be dependent on characteristics of the solver.

A general block-oriented equation solver for a vector processor, although conceptually derived from previous single-element processing codes, portends to have several new important applications.

(a) Common matrix structures are naturally blocked by local coupling and variables of nodes. The speed of vector processors encourage such coupling, especially to speed up the convergence of global iterative methods. For example, block relaxation methods are being considered to replace single-variable relaxation [7].

(b) A memory-hierarchical processor with a limited vector length requires the partitioning of large dense systems to reduce data flow between hierarchies -- the source of difficulties in the line-vector accumulation above. Although specialized partitioned codes can be developed for each general class of dense matrix (full, band, profile, block tridiagonal), the coding in a low level language for vector processors is sufficiently complicated that, at this writing, only partitioned full matrix codes have been developed for the CRAY-1 [8].

If one observes that partitioning is a symbolic rather than numeric process, it is reasonable to propose a solver which requires the user to construct only a set of block descriptors from the matrix structure. These descriptors would then guide the numeric solution. The descriptors must be adequate to describe common block structures and typical numeric storage schemes, but limited in number so that they do not seriously interfere with the numeric kernels, on which the processing speed of the solver depends.

II ALGORITHM ORGANIZATION

A. Introduction

The algorithm can be divided into two conceptual and organizational levels: (1) the global level, where general blocking rules are established and a general block-oriented solution algorithm is presented, and (2) the local level where sub-block structure forces tradeoffs between generality and speed.
B. Global Blocking

It is proposed that the blocking be performed on the LU map of the matrix since it is the structure of L and U rather than the structure of A which is important at each stage of the solution process. Further, it is proposed that the blocking be based on the size of diagonal blocks. In the general sparse case, these blocks are determined by scanning the matrix diagonal (in one direction) for the largest full, square blocks. This yields a unique diagonal blocking. Row and column strips are defined throughout the matrix based on these diagonal block partitions. Off-diagonal blocks are then defined only within the intersection of row and column strips. Figure 3 shows an example of this blocking.

With the blocks constrained to lie within such strips, it is possible to specify the block solution algorithm. In Figure 4, the factorization steps are given for a blocked matrix of the form

\[
\begin{bmatrix}
A_{11} & A_{12} & \cdots & A_{1n_b} \\
A_{21} & A_{22} & & \cdots \\
\vdots & & & \\
A_{n_b1} & & & A_{n_bn_b}
\end{bmatrix}
\begin{bmatrix}
X_1 \\
X_2 \\
\vdots \\
X_{n_b}
\end{bmatrix}
= 
\begin{bmatrix}
B_1 \\
B_2 \\
\vdots \\
B_{n_b}
\end{bmatrix}
\]  

where the \( A_{ii} \) are square dense blocks and the sparsity of the \( A_{ij} (i \neq j) \) is as yet unconstrained.

C. Local Blocking

Define diagonal-based column and row strips (DBCS and DBRS, respectively) as those portions of column and row strips extending from each diagonal to the southern and eastern boundaries of the matrix, respectively. These strips contain all of the \( A_{ij} \) and \( A_{ii} \) blocks of Figure 4; it is their sparsities which are now of concern in the general sparse case.

An examination of the substitution step shows that any nonzero position in either blocks \( A_{ij} \) or \( A_{ki} \) will result in propagation or "raining" of nonzero positions to the eastern or southern boundary (respectively) of that block. This property is observed in the L
Figure 4. Algorithm and timing for factorization portion of sparse solver code.
and U map of Figure 3. This effect (a) fixes the contour along at least one of the sides of each block, and (b) requires the maximum length of any block along its DBCS or DBRS to be at its eastern or southern boundary, respectively (Figure 5).

Beyond this restriction, an arbitrary substructure of L and U is possible. To accommodate this generality in a solver requires block contour descriptors and, more importantly, slows the multiplication kernel of Figure 4. A compromise adopted for this study was to assume each sub-block extends across its DBRS or DBCS as shown in Figure 5; however, any number of blocks may lie within an intersection of a row and column strip. This assumption is valid for common types of block structures or when blocking dense matrices. However, when special equation ordering is used to avoid fill [9], nonzeros may have to be added to extend blocks across the DBRS and DBCS; these are shown as darkened areas in Figure 3.

With the above considerations in mind, the following are proposed as descriptors of DBRS blocks.

(b1) the row position of the (1,1) block position;
(b2) the number of columns in the block; the number of rows is fixed by the diagonal block size;
(b3) the column strip number containing the block; this descriptor can be determined in a preprocessor step; it initiates the scan to locate $A_{jk}$ in the multiplication step;
(b4) the address of the (1,1) block position in the packed matrix numeric array; this permits an arbitrary numeric block storage;
(b5) the address increment in the numeric array between the (i,j) and the (i,j+1) block position; this eliminates the need for contiguously-stored block columns.

These descriptors can completely describe the sparsity of the DBRS, under the above assumptions. A similar set of descriptors is used for the blocks in the DBCS with the terms "row" and "column" interchanged, except (b5) which remains the column address increment to represent the column storage of all blocks.

These descriptors are stored in a list in the processing order of the blocks. From the multiplication step of Figure 4, this order begins at the first DBCS, then the first DBRS, then the second DBCS,
Figure 5. Local blocking assumptions

Figure 6. Simplified blocking of full matrix

(a) Matrix block structure
all blocks are 4 x 4

(b) Storage I.

(c) Storage II

<table>
<thead>
<tr>
<th>Block</th>
<th>Storage</th>
<th>Symbolic descriptors</th>
<th>Numeric descriptors</th>
</tr>
</thead>
<tbody>
<tr>
<td>A_{11}</td>
<td>I</td>
<td>1 4 1</td>
<td>8 14</td>
</tr>
<tr>
<td>A_{21}</td>
<td>II</td>
<td>5 4 2</td>
<td>12 14</td>
</tr>
<tr>
<td>A_{12}</td>
<td>II</td>
<td>5 4 2</td>
<td>64 14</td>
</tr>
</tbody>
</table>

(d) Descriptors

Figure 7. Block tridiagonal matrix and two storage descriptions. Circed numbers refer to numeric array addresses.
etc., always beginning at the diagonal block. This is often termed Crout processing order.

D Numeric Storage Considerations

Whereas the symbolic pointers (b1-b3) are related to the order of block processing, the numeric pointers (b4-b5) are intended to allow an arbitrary block numeric storage. The result is that common compressed storage schemes can be accommodated; also, these pointers permit certain efficiencies to be taken in the blocking.

(a) Reducing the number of blocks. The restriction \( q \leq 64 \) in the numeric kernel of Figure 2 requires that row strips not exceed 64 in width. This is a universal restriction. Other of the previously mentioned global blocking restrictions were imposed to maintain the integrity of the numeric processing with arbitrary placement of blocks in the numeric storage. However, certain common storage schemes allow violation of these rules in the interest of efficiency. For example, a full matrix stored in column-ordered form in a numeric array could be partitioned as in Figure 6, with no column strip extending above the diagonal block. A single block multiply such as \( S^T \), if directed to be accumulated into \( P \), would, in fact, be accumulated into blocks \( P-Q-R \). One only has to insure that descriptor (b5) -- the address increment between columns of a block -- is the pseudo-row dimension of the numeric array representing the entire matrix. Of course, this freedom to violate a global blocking rule involves the risk of improper accumulation across several blocks or indeed into void areas of a sparse matrix. For example, no check is made whether the user has accounted for all the block fill in a sparse matrix in setting up the block descriptor list.

(b) Compressed format. In Figure 7 (b)-(c), several standard formats of block tridiagonal matrices are given. Storage I is similar to that of banded matrices, where the diagonals of the matrix are stored as rows of a two dimensional compressed array. This storage is achieved simply by reducing descriptor (b5) for all blocks to one less than the row dimension of the entire matrix array; a rectangular block contour then is skewed into a parallelogram as shown. Figure 7(d) shows that the numeric descriptors are different for the two storage schemes, but the symbolic pointers remain the same.
E. Solution of Band Equations

The numerical values of band matrices are normally stored in compressed form: each matrix diagonal is mapped into either a row or column of the compressed form. It can be shown that the former case (only) is compatible with the blocking scheme which has been proposed. The mapping compresses a band matrix of size $n_{bd} \times n_{bd}$ and half band-width $n_{hb}$ into a storage of size $n_{hb} \times n_{bd}$. An example is shown in Figure 9(a)-(b).

The new problem introduced by the partitioning of a general band matrix occurs at the bandedge in the column and row strips. To process these partitions, an upper triangular block model is provided to reduce the bandedge of the column strip. A lower triangular block model serves the same purpose in a row strip. An additional descriptor $b6$ identifies such blocks in the list: $b6 = 0$ identifies an above-defined rectangular block; $b6 = 1$ identifies a bandedge block. Further descriptors are avoided by requiring that each block start precisely at the bandedge, with the first position in a triangular block on the first column/row of the column/row strip. A partial block, which occurs primarily at the top and bottom of the band edge, is then routinely described by $b2$, previously defined as the block length (Figure 8).

A band matrix is illustrated in Figures 9(a) and 9(b), the latter representing the compressed numerical storage. The six block descriptors of selected blocks of the matrix are given in Table 1. Among the noteworthy points raised by this example are the following.

(a) Blocks $A_{i,i+1}$ extend from the $i$th diagonal to the band edge, regardless of the matrix size. This is similar to the full matrix case of Figure 6.

(b) Blocks illustrated by $A_{41}^{(a)}$, $A_{52}^{(a)}$, and $A_{63}^{(a)}$ are reduced in size to extend to just short of the band edge, thus accommodating the triangular models of Figure 8.

(c) Blocks such as $A_{41}^{(b)}$ overlap two row strips. However, the contiguous numerical storage of adjacent blocks assures that accumulation of products such as $A_{41}^{(b)} A_{12}$ into $A_{42}$ will result in proper accumulations into adjacent blocks as well.
Figure 8. Models of bandedge partitions

<table>
<thead>
<tr>
<th>Block</th>
<th>Symbolic Descriptors</th>
<th>Numeric Descriptors</th>
<th>Bandedge Descriptors</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>b1 b2 b3</td>
<td>b4 b5</td>
<td>b6</td>
</tr>
<tr>
<td>A_{11}</td>
<td>1 64 1</td>
<td>201 409</td>
<td>0</td>
</tr>
<tr>
<td>A^{(a)}_{41}</td>
<td>193 8 4</td>
<td>393 409</td>
<td>0</td>
</tr>
<tr>
<td>A^{(b)}_{41}</td>
<td>201 64 4</td>
<td>401 409</td>
<td>1</td>
</tr>
<tr>
<td>A_{14}</td>
<td>201 64 4</td>
<td>82001 409</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1. Selected block descriptors for compressed band matrix for n_{hb} = 200 (n = 8 in Fig. 9) with array row dimension 410.
Figure 9. Partitioned band matrix and storage
III. TIMING MODELS AND PERFORMANCE EVALUATION

A. Introduction

Figure 4 depicts the major loops of the factorization program and yields, with Table 3, the corresponding timings of the overhead and kernel computations. These were developed using a timing simulator [10].

From these timings, it is possible to develop expressions for the solution time and the execution rate for any particular matrix structure.

B. Example: Block Tridiagonal Matrices

Vectorization of the solution of a single tridiagonal system on the CRAY-1 involves use of unconventional algorithms and, to achieve high execution rates, rather intricate assembly coding. Even so, the highest effective execution rate appears to be in the range of 20 MFLOPS [13]. In contrast, the solution of a coupled (or blocked) tridiagonal system can be vectorized simply by exploiting the density inherent in the coupling blocks.

For example, consider the solution of a block tridiagonal matrix with the general solver. The timing is determined from Figure 4 to be, for \( n_b \) n×n blocks,

\[
T_F = 345 + (n_b - 1)(620 + T_f + T_S + T_m) + T_f
\]

where \( T_f, T_S, \) and \( T_m \) are defined in Table 3. For a large number of blocks, the execution rate becomes simply (Table 4)

\[
MFLOPS = \frac{\text{(arithmetic operations)}}{T_F \times 10^6} = \frac{80(28n^3 - 9n^2 + 5n)}{6(620 + T_f + T_S + T_m)}
\]

C. Example: Band Matrices

Table 2 gives the comparative performance of the sparse solver and a highly-tuned unsymmetric band solver [14][15] based on the original work of Jordan [8], developed for a half bandwidth \( n_{hb} \leq 64 \). (Neither code involves pivoting.) The significance of these results can be summarized as follows.
<table>
<thead>
<tr>
<th>Half Bandwidth</th>
<th>Factorization</th>
<th>Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>NB Sparse Overhead</td>
<td>NB Sparse Overhead</td>
</tr>
<tr>
<td>2</td>
<td>3.8/14 1.1/48 51%</td>
<td>6.2/8.1 1.5/34 35%</td>
</tr>
<tr>
<td>4</td>
<td>9.6/19 4.3/42 31%</td>
<td>11/8.1 4.2/21 32%</td>
</tr>
<tr>
<td>8</td>
<td>23/28 14/46 11%</td>
<td>20/8.1 11/15 20%</td>
</tr>
<tr>
<td>16</td>
<td>52/45 34/68 3.1%</td>
<td>36/8.1 24/12 11%</td>
</tr>
<tr>
<td>32</td>
<td>88/210 62/296 .6%</td>
<td>65/18 42/28 4.7%</td>
</tr>
<tr>
<td>64</td>
<td>117/1260 91/1622 .1%</td>
<td>93/49 56/81 1.4%</td>
</tr>
</tbody>
</table>

Table 2.  [Execution rates (MFLOPS)]/[time (kiloclocks)] of narrow band (NB) and sparse solvers. Sixty four equations were solved for except for half bandwidths of 32 and 64, where 128 and 256 equations were solved, respectively.
<table>
<thead>
<tr>
<th>Square block size</th>
<th>Factorization $M_f/T_f$</th>
<th>Substitution $M_s/T_s$</th>
<th>Multiplication $M_m/T_m$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.1/.073</td>
<td>.5/.15</td>
<td>2.7/.11</td>
</tr>
<tr>
<td>2</td>
<td>2.5/.20</td>
<td>3.0/.39</td>
<td>7.6/.16</td>
</tr>
<tr>
<td>3</td>
<td>6.9/.28</td>
<td>5.7/.63</td>
<td>17/.32</td>
</tr>
<tr>
<td>4</td>
<td>8.5/.42</td>
<td>12/.76</td>
<td>26/.40</td>
</tr>
<tr>
<td>6</td>
<td>18/.69</td>
<td>21/.1.5</td>
<td>43/.78</td>
</tr>
<tr>
<td>8</td>
<td>23/1.1</td>
<td>30/2.6</td>
<td>60/1.4</td>
</tr>
<tr>
<td>12</td>
<td>45/2.0</td>
<td>46/5.8</td>
<td>84/3.3</td>
</tr>
<tr>
<td>16</td>
<td>60/3.5</td>
<td>58/11</td>
<td>98/6.7</td>
</tr>
<tr>
<td>32</td>
<td>94/18</td>
<td>89/58</td>
<td>124/42</td>
</tr>
<tr>
<td>64</td>
<td>123/112</td>
<td>117/358</td>
<td>141/298</td>
</tr>
</tbody>
</table>

Table 3  [Execution rate (MFLOPS)]/
[execution time (kiloclocks)]
of three numeric kernels. All matrices are assumed square.

<table>
<thead>
<tr>
<th>Block size</th>
<th>MFLOPS</th>
<th>$\eta$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>.33</td>
<td>.35</td>
</tr>
<tr>
<td>2</td>
<td>1.9</td>
<td>.55</td>
</tr>
<tr>
<td>3</td>
<td>5.0</td>
<td>.66</td>
</tr>
<tr>
<td>4</td>
<td>10.</td>
<td>.72(1.07)</td>
</tr>
<tr>
<td>6</td>
<td>21.</td>
<td>.83</td>
</tr>
<tr>
<td>8</td>
<td>32.</td>
<td>.90(1.3)</td>
</tr>
<tr>
<td>12</td>
<td>54.</td>
<td>.95</td>
</tr>
<tr>
<td>16</td>
<td>69.</td>
<td>.97</td>
</tr>
<tr>
<td>32</td>
<td>102.</td>
<td>.995</td>
</tr>
<tr>
<td>64</td>
<td>126.</td>
<td>.999</td>
</tr>
</tbody>
</table>

Table 4.  Estimated performance of general block sparse solver on the CRAY-1 for a large system of block tridiagonal equations.

<table>
<thead>
<tr>
<th>Block size</th>
<th>MFLOPS range</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>.33 - 1.05</td>
</tr>
<tr>
<td>2</td>
<td>1.9 - 3.7</td>
</tr>
<tr>
<td>3</td>
<td>5.0 - 11.</td>
</tr>
<tr>
<td>4</td>
<td>10. - 18.</td>
</tr>
<tr>
<td>6</td>
<td>21. - 35.</td>
</tr>
<tr>
<td>8</td>
<td>32. - 53.</td>
</tr>
<tr>
<td>12</td>
<td>54. - 80.</td>
</tr>
<tr>
<td>16</td>
<td>69. - 96.</td>
</tr>
<tr>
<td>32</td>
<td>102. - 123.</td>
</tr>
<tr>
<td>64</td>
<td>126. - 141.</td>
</tr>
</tbody>
</table>

Table 5. Bounds on execution rates
(1) The block sizes are equal to the half bandwidth for \( n_{hb} \leq 64 \). The resultant short vectors in the kernel processing inhibit performance more than the non-kernel overhead estimated in the table (see next section).

(2) For \( n_{hb} = 64 \) the execution rate of the sparse solver is \( \approx 25\% \) less than that of the narrow band code. This can be traced to relatively inefficient substitution codes included in the partitioned banded factorization and to the shortened vector lengths involved in the processing of the bandedge block models.

(3) For large bandwidths greater than 64, the asymptotic speed is determined by the multiplication of 64 x 64 dense matrices, shown in Table 3 to be in the range of 141 MFLOPS.

An additional timing comparison was made between the sparse band solver and a sparse block tridiagonal solver. The latter can be used to solve a band matrix at a cost of additional arithmetic operations and storage, but with longer vectors. With block sizes equal to the matrix half bandwidth, the tridiagonal computation time was found to be approximately 36\% larger than the solution time using the bandedge model of Figure 8, for \( n_{hb} = 64 \).

D. Other Timing Considerations

1. Efficiency

An interesting aspect of the general solver is that significant effort can be justified in development of the numeric kernels. In [11], for example, it is shown that \( \approx 50\% \) speedup can be achieved in these kernels for small matrices (without penalty for large matrices) by avoiding vector chaining—through which the CRAY-1 normally achieves concurrency—and utilizing the vector registers instead as a dual cache memory which seeks to keep the floating point pipelines continuously busy. One can then view the speedup of these unconventional assembly language kernels as an asset which compensates for the overhead of list processing, the price for generality.
Define the efficiency $\eta$ as the fraction of solution time to process the numeric kernels. Let all other time--subroutine linkage to load and unload backing (B and T) registers, list processing, instruction fetches, etc.--be reviewed as overhead. The efficiencies associated with the factorization of the block tridiagonal matrices are given in Table 4.

An "adjusted efficiency" can then be obtained by multiplying the efficiencies of Table 4 by the kernel speedups. The product is the speedup of the general code over a code written for a block tridiagonal matrix with conventional assembly language kernels. These speedups are shown in parentheses in Table 4, for block sizes of four and eight, and range from 1.07 to 1.3.

From recent comparisons of Fortran and conventional assembly language codes [12], it is clear that speed comparisons of specialized Fortran-coded solvers and the general solver would result in an even greater advantage for the general solver. Thus, a user faced with programming a Fortran solver for a specific block structure would be well advised to consider use of this general solver requiring only a block descriptor input.

2. Bounds on Execution Rate

An interesting result of detailed timing study of the kernels in Table 3 is that, from an observation of the execution rate of the three kernels, it is possible to produce sparsity structures that yield the minimum and maximum execution rates for a particular block size. These rates therefore bound the execution rates for all sparse matrices which have a constant block size, or, depending on the bound being lower or upper, all sparse matrices having a known minimum or maximum block size, respectively.

From Table 3, the multiplication kernel consistently has a higher rate than either the factorization or substitution kernels, due to the absence of division and the larger number of computations per operand/result--thus reducing data flow. A symmetric structure with a large
number of off-diagonal blocks exercises this high speed kernel most
often and should thus achieve the highest execution rate. By
adding the multiplication loop overhead time to the multiplication
kernels time of Table 3, the upper bound of execution rates of Table
5 is obtained.

The lowest rates result from the blocked tridiagonal matrix,
among all structurally symmetric matrices, since only one high-speed
multiplication is involved for every slower factorization and sub-
stitution step. Therefore, the execution rates from Table 3 become
the lower bounds shown in Table 5.

Table 5 shows that execution rates vary over a rather narrow
range (≤ 2:1), making these bounds quite useful when block size
characteristics are known apriori.

E. Precise Timing Simulation

Timing being the critical issue in deciding on the adoption of
the software, a more precise timing capability has been developed.
Particular instances of the usefulness of this software are:

(a) for a block sparsity structure other than a banded or
  tridiagonal pattern—for which timings has already been
given—and when the block sizes are widely-varying so
  that Table 5 is not applicable;

(b) when it is desirable to study the influence of alternate
  blocking strategies (perhaps resulting from alternate
equation formulation methods) on solution time;

(c) as a standard by which alternate codings (Fortran, special
  assembly coding) or alternate algorithms can be judged.

(d) to estimate the solution time of very large systems of
  equations (≥ 10000 equations).

For these purposes, a Fortran block level timing simulator
has been provided to run on a user's local machine, which may be
more convenient and less expensive than a CRAY-1. (This should
not be confused with the CRAY-1 clock-level simulator used to de-
velop this code). When used in conjunction with a Fortran version
of the sparsity software (also provided), a complete numerical
and timing simulation of the solution can be carried out on any
processor. In Table 6, the accuracy of the simulator is demonstrated
by comparing simulated timings of a full matrix solution with those produced from a clock-level CRAY-1 timing simulator [10]. The latter is normally accurate to within 1% of timings for a CRAY-1 with a million word (16 bank) memory.

The bandedge blocks defined in Figure 8 are timed as if they were full blocks. Although less computation is performed in operations involving these blocks, kernels associated with the processing execute at lower MFLOPS rates than the full block kernels.

<table>
<thead>
<tr>
<th>Maximum Block Size</th>
<th>CRAY-1 Time (kiloclocks)</th>
<th>Simulated Time (kiloclocks)</th>
<th>Error (%)</th>
<th>Simulated Overhead (%)</th>
<th>Simulated MFLOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-fac.</td>
<td>39.6</td>
<td>39.1</td>
<td>-1.2</td>
<td>38.2</td>
<td>5.35</td>
</tr>
<tr>
<td>-sub.</td>
<td>11.9</td>
<td>12.4</td>
<td>4.2</td>
<td>35.3</td>
<td>3.20</td>
</tr>
<tr>
<td>4-fac.</td>
<td>15.4</td>
<td>14.2</td>
<td>-7.8</td>
<td>26.1</td>
<td>14.6</td>
</tr>
<tr>
<td>-sub.</td>
<td>5.28</td>
<td>5.29</td>
<td>.2</td>
<td>32.6</td>
<td>7.50</td>
</tr>
<tr>
<td>8-fac.</td>
<td>7.68</td>
<td>7.23</td>
<td>-5.8</td>
<td>13.7</td>
<td>28.9</td>
</tr>
<tr>
<td>-sub.</td>
<td>2.89</td>
<td>3.01</td>
<td>4.2</td>
<td>25.5</td>
<td>13.2</td>
</tr>
<tr>
<td>16-fac.</td>
<td>3.83</td>
<td>3.80</td>
<td>- .8</td>
<td>8.5</td>
<td>55.0</td>
</tr>
<tr>
<td>-sub.</td>
<td>1.85</td>
<td>1.85</td>
<td>0</td>
<td>21.7</td>
<td>21.4</td>
</tr>
</tbody>
</table>

Table 6. Simulated timings for partitioned solution of 16x16 matrix, as function of block size. CRAY-1 time was obtained from a clock level simulator.
IV. PROGRAM DESCRIPTION AND USER INFORMATION

A. Introduction

The package of codes which perform the block oriented sparse solution (BOSS) are organized as follows:

(a) BOSS/C. This is a collection of the CRAY-1 assembly codes which perform the numeric block solution from the symbolic and numeric block descriptors.

(b) BOSS/S. This IBM standard Fortran package contains (1) Fortran versions of the above CAL codes, (2) a driver to illustrate use of the solver, (3) preprocessor routines that automatically block full, banded, and block tridiagonal matrices, and (4) a block-level timing simulator to estimate CRAY-1 timings and execution rates. These are intended for familiarization and debugging on a machine other than the CRAY-1.

B. A General Driver Program

I. High Level Descriptors

In Table 7 a compact Fortran driver program is displayed to illustrate use of all the major options of the software except BOSS/G. By choice of NLIB, the driver will either (a) allow user definition of the block structure (NLIB=1), or (b) produce block descriptors for full, block tridiagonal, or banded systems (NLIB=2,3, and 4, respectively). The user-supplied parameters for these cases are
GENERAL DRIVER PROGRAM FOR BLOCK SPARSE SOLVER
IMPLICIT REAL*(A-H,O-Z)
A IS PACKED MATRIX STORAGE; B IS RIGHT HAND SIDE
C NBL = # OF DIAGONAL BLOCKS
C NIRC = # TOTAL NUMBER OF BLOCKS
C DIMENSIONS ARE IC(NBL), JR(NBL), ID(NBL+1), IRC(NIRC)
C DIMENSION A(2000), B(300)
C DIMENSION IC(100), JR(100), ID(100), IRC(100)
C READ (5,10) NLIB
C 10 FORMAT (12I5)
C 20 GO TO (30, 40, 50, 60), NLIB
C READ IN BLOCK DESCRIPTORS (IRC) AND POINTERS INTO IRC
C THAT POINT INTO BEGINNING OF EACH DBCS (IC) AND EACH DBRS (JK)
C 30 READ (5,10) NBL, NIRC
C READ (5,10) (IC(J),J=1,NBL)
C READ (5,10) (JR(J),J=1,NBL)
C READ (5,10) (IRC(J),J=1,NIRC)
C NB1 = NBL + 1
C READ (5,10) (ID(J),J=1,NB1)
C EXPAND CONVERTS FROM 4 DESCRIPTORS/BLOCK TO 6 DES./BLOCK
C CALL EXPAND(NLIC, IRC, IC, JR, IRC, ID, A)
C GO TO 70
C GENERATE FULL MATRIX DESCRIPTOR LIST FROM
C NMAT (MATRIX SIZE), NDIM (ROW DIMENSION OF FULL MATRIX ARRAY),
C AND NB (MAX SIZE OF BLOCK - USUALLY 64)
C 40 READ (5,10) NMAT, NDIM, NB
C CALL FULL(NLIC, JR, IRC, ID, NLIC, NIRC, NB1, NMAT, NDIM)
C GO TO 70
C GENERATE BLOCK TRIDIAGONAL DESCRIPTOR LIST FROM
C NBL(* OF DIAG BLOCKS), NB (SIZE OF BLOCKS) AND
C NSA, NSB, AND NSC, THE STARTING ADDRESSES IN NUMERIC
C ARRAY OF DIAG., UPPER DIAG. AND LOWER DIAG. STRIPES
C 50 READ (5,10) NBL, NB, NSA, NSB, NNC
C CALL TRIDL(IC, JR, IRC, ID, NLIC, NIRC, NB1, NSA, NSR, NSC)
C GO TO 70
C GENERATE BAND MATRIX DESCRIPTOR LIST FROM
C NWB (HALF BANDWIDTH), NMAT (MATRIX SIZE),
C NDIM (ROW DIMENSION OF BAND MATRIX ARRAY) AND
C NB (MAX SIZE OF BLOCK - USUALLY 64)
C 60 READ (5,10) NWB, NMAT, NDIM, NB
C CALL BAND(NLIC, JR, IRC, ID, NLIC, NIRC, NMAT, NWB, NDIM, NB)
C CONTINUE
C NB = # OF RIGHT HAND SIDES (RHS);
C NDIMB = ROUGH DIMENSION OF RHS ARRAY B
C DIMENSION OF B IS NBXNDIMB
C MB = 1
C NDIMB = 300
C FORMULATE EQUATIONS IN SUBROUTINE FORM
C 70 CALL FORM(A, B, IC, JR, IRC, ID, NLIC, NB, NDIMB)
C TIMER PERFORMS SIMULATED TIMINGS
C CALL TIMER(IDC, IRC, IC, JR, NLIC, MB)
C FAC PERFORMS NUMERATIC FACTORIZATION
C SOL PERFORMS 1 BACK SUBSTITUTION
C 80 CALL FAC(A, NBL, IC, JR, IRC, ID)
C CALL SOL(A, NBL, B, NB, NDIMB, IC, JR, IRC, ID)
C 90 ID(NBL+1) = # OF EQUATIONS + 1
C NB1 = NBL + 1
C NB = ID(NB1) - 1
C WRITE (4,100) (B(J),J=1,NBB)
C 100 FORMAT (5E13.5)
C STOP
C END

Table 7. General driver program
shown below; here A is the matrix array and B the right hand side array.

(a) Full matrix

\( \text{NMAT} \)--the number of equations
\( \text{NDIM} \)--the row dimension of the A array, to allow
\( \text{NDIM} \geq \text{NMAT} \).
\( \text{NPB} \)--the maximum number of elements per diagonal block, usually 64 for the CRAY-1.

(b) Block tridiagonal matrix stored in three strips of diagonal, upper diagonal, and lower diagonal blocks, all column ordered (see Figure 7).

\( \text{NBL} \)--the number of diagonal blocks.
\( \text{NPB} \)--size of blocks.
\( \text{NSA} \)--starting address in A of the diagonal blocks
(see Figure 7).
\( \text{NSB} \)--starting address in A of the upper diagonal blocks.
\( \text{NSC} \)--starting address in A of the lower diagonal blocks.

(c) Band matrix, stored in compressed form so that the (1,1) position of the matrix is located in \( A(\text{NBW}+1,1) \), the (2,2) position in \( A(\text{NBW}+1,2) \), etc.

\( \text{NBW} \)--the half bandwidth
\( \text{NMAT} \)--the number of equations
\( \text{NDIM} \)--the row dimension of the A array, to allow
\( \text{NDIM} \geq 2\text{NBW} + 1 \)
\( \text{NPB} \)--the maximum number of elements per diagonal block, usually 64.

The subroutines that perform the blockings return arrays IC,JR,IRC, and ID and variables NBL,NIRC, and NMAT, if they are not already defined prior to the subroutine call.

The coding of the forward and back substitution favors simultaneous substitutions of multiple right hand sides rather than multiple calls to subroutine SOL. Indeed, two right hand sides can be substituted in only slightly more time than a single right hand side. Two parameters must be defined regardless of the number of substitutions.
NB—the number of right hand sides
NDIMB—the row dimension of the B array, or equivalently, the address increment between the columns of B.

Computations will be performed on an even number of columns of B, regardless of the value of NB; however, results of only NB columns will be stored back to main memory. Sufficient storage should be devoted to B so that the last even column does not contain instructions. Thus, a single right hand side should be dimensioned at least twice the value of NDIMB.

2. Equation Formulation

Subroutine FORM is intended to be supplied by the user to formulate the equations in arrays A and B. In such cases, the only arguments required in FORM are A and B; these arrays are filled by the user according to the structure of the numeric storage assumed by the blocking (e.g., full, compressed banded). The FORM subroutine supplied with the package was developed to check the solution software, and automatically formulates a set of equations from the block descriptors so that a numeric solution \( B(r) = r \) is obtained.

3. A Fortran Simulator

Subroutine TIMER produces simulated timings for both the factorization and substitution steps. This includes estimates of the fraction of time devoted to overhead, i.e., time not included in numeric kernels. An example output is shown in Figure 10(c).

Fortran versions of subroutines FAC and SOL are also contained in BOSS/S; these general subroutines have the same calling arguments as the CRAY-1 assembly-coded version. This allows development of the blocking descriptors and the user-supplied equation formulation subprogram (FORM) on a machine other than the CRAY-1.

C. Generation of Block Descriptors

For a general block structure, the user must supply (1) an array IRC of block descriptors, (2) arrays IC and JR that point to the beginning of column and row strips (respectively) in IRC, and (3) array ID, which denotes the first row number of the diagonal blocks.
These are summarized in Table 8.

An abbreviated descriptor list without b3 and b6 can be supplied when only full blocks are anticipated and when the user is well acquainted with the general requirement the blocks must be contained within row or column strips. The subroutine EXPAND will then add b3 and b6 (=0) to the list, assuming that additional storage has been allocated to IRC.

An example structurally unsymmetric matrix example is illustrated in Figure 10. Each block is column ordered and all blocks are stored in the numbered ordering shown. The corresponding input data file is given in Table 10(b). The Fortran simulator produces the timing estimate of Table 10(c). The execution rates are shown to be less than 7% the maximum execution rate of the machine; the overhead attributable to nonkernel processing--i.e., the price of generality--is approximately 30% of the total. Thus, most of the relatively low performance is due to the overwhelming number of 3x3 and similarly-sized blocks.
Descriptors for blocks in Ith diagonal column and row strips

IC(I): Address in IRC of first descriptor for Ith diagonal block.

JR(I): address in IRC of first descriptor for first block to right of Ith diagonal block.

ID(I): Row (column) number of first element of Ith diagonal block; ID(NBL+1) must be applied equal to the number of equations +1.

For block in column strip (II = 6*(I-1))

b1. IRC(II+1): row # of (1,1) position of block.

b2. IRC(II+2): # of rows in block.

b3. IRC(II+3): # of row strip containing block.

b4. IRC(II+4): location in numeric array A of (1,1) position of block.

b5. IRC(II+5): address increment in numeric array A between (1,1), and (1,2) positions of block.

b6. IRC(II+6): = 0 for full block; = 1 for bandedge block.

For block in row strip: (II = 6*(I-1))

b1. IRC(II+1): column # of (1,1) position of block.

b2. IRC(II+2): # of columns in block.

b3. IRC(II+3): # of column strip containing block.

b4. IRC(II+4): location in numeric array A of (1,1) position of block.

b5. IRC(II+5): address increment in numeric array A between (1,1) and (1,2) positions of block.

b6. IRC(II+6): = 0 for full block; = 1 for bandedge block.

Table 8. User-defined blocking arrays for NLIB = 1.
(a) Structure

(b) Input data (4 descriptors/block)

<table>
<thead>
<tr>
<th>TIME KILOCLKS</th>
<th>SUB. LINK. OUR HD</th>
<th>OTHER OUR HD</th>
<th>MFLOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAC</td>
<td>20.424</td>
<td>0.9%</td>
<td>30.1%</td>
</tr>
<tr>
<td>SOL</td>
<td>8.149</td>
<td>2.1%</td>
<td>30.3%</td>
</tr>
</tbody>
</table>

(c) Simulator output

Figure 10. Solution of a block sparse matrix.
V. Conclusions

This report illustrates the specialized algorithm and coding effort associated with achieving optimal performance from a memory-hierarchial vector processor such as the CRAY-1. Indeed, for sparse matrices without a pronounced blocked structure, it is still often possible to achieve high performance by utilization of other matrix characteristics [16]; however, a vastly different vectorization process is necessary resulting in a package that solves general simultaneous sparse systems. Combining these solvers then produces a polyalgorithm which is of even more general application.

For large systems one can argue that provisions for pivoting and I/O partitioning should be included in a general package, and that "handles" should be provided for interfacing with iterative methods for use in partial elimination methods.

In summary, the development of a "general" high performance solver on a complicated scientific architecture is a demanding task. In this context, the block-oriented solver of this report can be viewed as a demonstration code that efficiently solves a broad class of sparse problems, but is necessarily more restricted than familiar scalar general sparse solvers intended for smaller problems. Other general sparsity software is being studied for other classes of sparsity structures [17]
References


