Study of charge control and gate tunneling in a ferroelectric-oxide-silicon field effect transistor: Comparison with a conventional metal-oxide-silicon structure

Yih-Yin Lin
Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan 48109-2122

Yifei Zhang
Applied Physics Program, University of Michigan, Ann Arbor, Michigan 48109-2122

Jasprit Singh
Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan 48109-2122

Robert York and Umesh Mishra
Department of Electrical and Computer Engineering, University of California, Santa Barbara, California 93106-9560

(Received 14 July 2000; accepted for publication 18 October 2000)

It is known that conventional metal-oxide-silicon (MOS) devices will have gate tunneling related problems at very thin oxide thicknesses. Various high-dielectric-constant materials are being examined to suppress the gate currents. In this article we present theoretical results of a charge control and gate tunneling model for a ferroelectric-oxide-silicon field effect transistor and compare them to results for a conventional MOS device. The potential of high polarization charge to induce inversion without doping and high dielectric constant to suppress tunneling current is explored. The model is based on a self-consistent solution of the quantum problem and includes the ferroelectric hysteresis response self-consistently. We show that the polarization charge associated with ferroelectrics can allow greater controllability of the inversion layer charge density. Also the high dielectric constant of ferroelectrics results in greatly suppressed gate current. © 2001 American Institute of Physics.

I. INTRODUCTION

Modern microelectronic success depends critically on field effect transistors based upon the metal-oxide-silicon (MOS) structure. However, as device dimensions scale down, several important problems are expected to arise. Large oxide capacitance, and consequently thin gate oxide, will be required to invert the surface to sufficient sheet charge and to reduce subthreshold current, avoiding short-channel effects. However, it is known that at oxide thickness of 30 Å or below, direct tunneling becomes the dominant transport mechanism. In addition, doping fluctuation is expected to create serious problems as channel lengths shrink to approximately 500 Å. For example, only ten dopant atoms are contained in a 0.1 μm channel for the implant dosage of $10^{12}$ cm$^{-2}$ and with a proper design has been shown to produce free carrier sheet charge of a similar value — all without any dopants.

Recently several important developments have occurred which suggest that the problems identified above can be addressed by new structures based on polar material-semiconductor combinations. These developments are:

(1) In the AlGaN/GaN system it has been shown that heterostructure field effect transistors can be fabricated with very large sheet charge density without the use of dopants.\(^1\)\(^2\)

This has been made possible because of the very large polarization charge at the AlGaN/GaN interface arising from spontaneous polarization and strain induced piezoelectric effect. This polarization charge can reach values as high as $5 \times 10^{13}$ cm$^{-2}$ and with a proper design has been shown to produce free carrier sheet charge of a similar value — all without any dopants.

(2) It is also well known that ferroelectrics like barium strontium titanate (BST) can have very high polarization charge ($\sim 10^{14}$ cm$^{-2}$).\(^4\) This charge may be developed during growth or can be induced by an external electric field. Additionally (unlike AlGaN), BST and other ferroelectrics have a very large dielectric constant (relative dielectric constant can be in the hundreds).\(^5\) Moreover, ferroelectrics have been now grown on silicon\(^6\)-\(^8\) and are becoming important for dynamic random access memory applications.\(^9\)-\(^12\) Recently high quality field effect transistors with SrTiO$_3$ gate dielectrics have been reported with greatly suppressed gate current.\(^13\) Also a ferroelectric has been deposited on SiO$_2$/Si and the capacitance-voltage ($C-V$) measurements show a high quality structure.\(^8\)

Two questions arise when we examine these developments: (1) What are the charge control characteristics of a ferroelectric-SiO$_2$/Si structure where the inversion charge is induced by the polarization charge of the ferroelectric material? (2) How influential are large dielectric constants of the
ferroelectrics (for our study we use BST) in suppressing gate tunneling current? In this article we address these questions.

II. THEORETICAL FORMALISM

In order to study the charge control in a BST-SiO$_2$/Si MOS structure and to examine gate tunneling, we need to examine the band profile in detail by carrying out a self-consistent quantum treatment. We have extended a previously published model$^{2,3}$ to do so. Results shown here are based on a self-consistent charge control model which is capable of introducing multiple epilayers with material properties that can vary continuously. This model first obtains the potential profile in a MOS structure by solving the Schrödinger equation and Poisson equation self-consistently. Solution of the Schrödinger equation yields the confined charge solutions that can vary continuously. This model first obtains the potential profile in the Poisson equation which, in turn, determine the potential profile. The potential profile is then feed back into the Poisson equation until the solution goes to convergence. Since we want to develop a generic model that can be applied to ferroelectric and nonferroelectric oxides, we include the polarization of the material in our model. The ferroelectric polarization is included by the introduction of a spontaneous charge as the boundary condition at the ferroelectrics/oxide interface

$$\epsilon_1 E_1 + P_1 = \epsilon_2 E_2,$$

where $\epsilon_1$ and $\epsilon_2$ are the dielectric constants and $E_1$ and $E_2$ are the electric fields at the interface of ferroelectrics and oxide. $P_1$ is the polarization field due to switching dipoles, and is a function of the field history in ferroelectric materials. The magnitude of saturated polarization hysteresis loop, $P_{sat}$, is defined by

$$P_{sat}^+(E) = P_s \tanh[(E - E_c)/2\delta],$$

where

$$\delta = E_c \left[ \ln \left( \frac{1 + P_r/P_s}{1 - P_r/P_s} \right) \right]^{-1}.$$  

The positive superscript in Eq. (2) refers to the forward biasing of the loop. $E$ is the applied field and $E_c$ is the coercive field of the ferroelectric field. $P_r$ and $P_s$ are the remanent and spontaneous polarization, respectively. The magnitude of saturated polarization in the reverse loop, $P_{sat}^-$, is defined as

$$P_{sat}^-(E) = -P_{sat}^+(E).$$

In our simulation, we assume that the quantity $P_s$ can be related to a polarization charge $\sigma$ by an electron charge, and we assume a value of $10^{14}$ charges/cm$^2$ for $\sigma$, 200 kV/cm for the coercive field and 0.8 for the ratio of $P_r$ to $P_s$. We find that $C-V$ measurements on structures can allow one to extract these parameters by fitting the experimental results.

The one-dimensional (1D) Poisson equation can be written as

$$\frac{d^2}{dz^2} E_c(z) = -\rho(z) / \epsilon(z),$$

where $E_c$ is the conduction band profile, $\rho$ is the total charge density, and $\epsilon$ is the dielectric constant in different regions of the device. The total charge density $\rho$ includes the doping charge, free charge of the hole and electron, and quantum-confined charge

$$\rho(z) = q \left[ N_d^a(z) - N_d^a(z) - n_{free} + P_{free} - \sum_i n_i \phi_i^a(z) \phi_i(z) \right],$$

where $N_d^a$ and $N_d^a$ are the effective doping concentrations, $n_{free}$ and $P_{free}$ are the free carrier concentrations, and the sum is over $i$ two-dimensionally (2D) confined subbands of which normalized envelope functions are $\phi_i$ and in which the occupation is $n_i$. The free carrier density can be obtained from

$$n_{free}(z) = N_c F_{1/2} \left[ \frac{E_f - E_c(z)}{k_B T} \right],$$

where $N_c$ is the effective density of states and $F_{1/2}$ is a half-order Fermi integral. The 2D gas in the quantum well region of Eq. (6) can be determined by solving the Schrödinger equation for the subband envelope functions and their occupations. The $z$-dependent part of the Schrödinger equation is strictly separable from the in-plane part of the equation which gives us extended Bloch-like states. The 1D Schrödinger equation can be written using the perpendicular part of the effective mass tensor as follows:

$$\frac{d^2}{dz^2} \psi_n(z) + \frac{2m}{h^2} [E_n - v(z)] \psi_n(z) = 0,$$  

where $m$ is the electron effective mass along the quantum confinement direction.

When the envelope function and subband energy levels are solved from the Schrödinger equation, the subband occupation can be calculated from the first-order Fermi integral. The occupation for electrons can be described as

$$n_i = \frac{m_i k_B T}{\pi \hbar^2} \ln \left[ 1 + \exp \left( \frac{E_i - E_f}{k_B T} \right) \right],$$

where $m_i$ is the in-plane effective mass of the $i$th subbands. Once the band profile is calculated the gate to channel electron tunneling probability $T$ is obtained from the equation

$$T = \exp \left[ -\frac{1}{\hbar} \int_{x_1}^{x_2} \left( 8m^* (V(x) - E) \right)^{1/2} dx \right],$$

where $E$ is the energy of the particle, $m^*$ is the electron effective mass of the barrier, $V(x)$ is the potential barrier along $x$ direction, and $x_1$ and $x_2$ are points where $E = V(x)$.
face. As far as gate tunneling suppression is concerned, the thin SiO₂ layer has negligible effects. The p-type silicon shown in Fig. 1~a! is doped at 1 \times 10^{17} \text{cm}^{-2}. In the upper part of Fig. 1(b) we show a conventional MOS structure. The following assumptions are made for our modeling studies: (i) BST can be grown with spontaneous polarization; (ii) the band gap of BST is approximately 3.4 eV; (iii) the carrier masses in BST are shown in Table I; however, this assumption has little impact on the results; (iv) perfect interfaces are assumed in this study, but the model itself can allow us to set up the interface states and examine their effects. It should be noted that BST composition must have high Ba/Sr ratio to exhibit spontaneous polarization. \cite{16}

The thickness of BST film is allowed to vary to examine its effects on the tunneling probability. The material parameters are given in Table I. The conduction band discontinuity is assumed to be 50% of the band discontinuity at the BST/SiO₂ and SiO₂/Si interfaces, and the Schottky barrier is taken to be 1.7 eV. \cite{17}

A typical band diagram for n-channel BST-oxide metal-oxide-silicon field effect transistors (MOSFET) is shown in Fig. 1~a!. The device is biased to obtain an inversion charge of 10^{13} \text{cm}^{-2}. As can be seen, it is possible to obtain a very high sheet charge without doping or large external field because of the large polarization charge. In contrast, Fig. 1~b! shows the band diagram of a conventional MOS with equivalent oxide thickness as the device in Fig. 1~a!. Although biased at the same voltage, the induced charge density is a factor of 5 smaller.

In Fig. 2~b! we show the capacitance-voltage (C-V) relations for the BST based structure. We see that the gate has a good control on the inversion charge. The device behaves as if we have a MOS with an effective oxide thickness which is

\[ d_{\text{eff}} = \frac{\varepsilon_{\text{ox}}}{\varepsilon_{\text{BST}}} d_{\text{BST}} + d_{\text{ox}}. \]  

We have also shown in Fig. 2~b! counterclockwise C-V curves due to the hysteresis polarization. This hysteresis nature of ferroelectric materials can be described by Eqs. (2), (3), and (4), and shown schematically in Fig. 2(a) as a function of external field. The hysteresis of C-V characteristic has been demonstrated experimentally with a SBT/CoO₂/SiO₂/Si MOSFET device. \cite{8} The C-V curve of a conventional MOSFET of the equivalent oxide thickness is shown in Fig. 2(c). The increase of capacitance in the inversion region is sluggish and the threshold voltage is larger compared with the ferroelectric-based MOSFET due to low inversion charge density. The comparison of Figs. 2(b) and 2(c) suggests that the ferroelectric-based MOSFET has a larger transconductance, which can improve the device’s performance.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>BST value</th>
<th>SiO₂</th>
<th>Si 2D value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Energy gap ( E_g )</td>
<td>eV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3.4</td>
<td>8</td>
<td>1.12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dielectric constant ( \varepsilon, \varepsilon_0 )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>300</td>
<td>3.9</td>
<td>11.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Electron effective mass ( m_e, m_0 )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.19</td>
<td>0.50</td>
<td>1.08</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hole effective mass ( m_h, m_0 )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.45</td>
<td>0.50</td>
<td>0.49</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| TABLE I. Material parameters of the simulated BST/SiO₂ structure. |
Figure 3 illustrates the band profile of three cases biased at an inversion charge of $10^{13}$ cm$^{-2}$: (i) forward voltage applied on a BSTi/SiO$_2$/Si MOSFET in a hysteresis loop, (ii) reverse voltage applied on the same device in case (i), and (iii) a conventional MOSFET of equivalent oxide thickness. Cases (i) and (ii) are shown in Fig. 3(a) while case (iii) is shown in Fig. 3(b). It can be seen from Fig. 3(a) that the band profiles in silicon are identical in cases (i) and (ii) for the same amount of charges; however, the conduction-band profile in the BST region differs significantly due to the hysteresis nature of the polarization charge. As can be seen in Fig. 2(a), the reverse loop requires less field and thus lower bias to achieve the same polarization, and vice versa for the forward loop. Therefore the applied bias is higher in the forward loop and affects the tunneling probability, which will be discussed next. Meanwhile, it can be seen by the comparison of Figs. 3(a) and 3(b) that the ferroelectric dielectrics effectively reduce the band bending at the silicon interface.

In Fig. 4 we show how the tunneling probability from the gate to the channel changes as a function of oxide thickness in the conventional MOS device and the BST-based structure. The tunneling probability is calculated in each case for an inversion layer carrier density of $10^{13}$ cm$^{-2}$. In the conventional oxide-based transistor, the tunneling probability is not very sensitive to thickness in this range of thicknesses considered. The probability is in the range of $10^{-6}$ which is very high. In the BST based structure, due to the larger thickness of the BST region (even though the effective oxide thickness is the same) the tunneling probability is greatly suppressed. As we can see from the calculation, the tunneling is negligible once the effective thickness reaches about 14 Å. Reduced tunneling probability in MOSFET by high-dielectric gate materials like SrTiO$_3$ has also been shown empirically. Referring to Fig. 3(a), it can be understood that the tunneling probability is lower in the reverse
biasing loop. With the same inversion charge, the potential barrier is higher in the reverse loop and thereby suppresses tunneling.

Ferroelectric materials also exhibit other characteristics dependent on thickness, such as remanent polarization and even coercive field in very thin films. The magnitude of remanent polarization is proportional to the thickness of ferroelectric thin film, therefore inducing more inversion charges as film thickness increases. The threshold voltage is consequently reduced, capable of building depletion-mode MOSFETs without additional doping by adjusting film thickness.

It is important to note that the study shown here is done to show the potential of ferroelectric-semiconductor based devices. The technology which will allow such devices to be made is still in its infancy. Issues of interface charge, accurate values for the polarization charge and its control, dielectric constant values etc. need to be resolved before such devices can be exploited. However, our study shows the enormous benefits that can result from developing the ferroelectric-semiconductor technology.

IV. SUMMARY

We have reported results on a one-dimensional charge control model and estimation of gate tunneling probability for ferroelectric-oxide MOSFETs. We have examined the modulation charge, tunneling probability and the band profile as a function of spontaneous charges, and applied voltage. We see that in comparison to the conventional MOS this structure has almost five times more induced-charge density and the tunneling probability is greatly suppressed. The model developed by us is quite generic and can be applied to ferroelectric and nonferroelectric system.

ACKNOWLEDGMENTS

This work has been supported by Grant Nos. F001681 and F000629 from the U.S. Office of Naval Research. The work at UC Santa Barbara has been supported by the ONR IMPACT program and the DARPA FAME program. Discussions with Professor J. Speck of UC Santa Barbara have been extremely valuable.