Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures.
dc.contributor.author | Hao, Eric | |
dc.contributor.advisor | Patt, Yale N. | |
dc.date.accessioned | 2016-08-30T17:23:46Z | |
dc.date.available | 2016-08-30T17:23:46Z | |
dc.date.issued | 1997 | |
dc.identifier.uri | http://gateway.proquest.com/openurl?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:dissertation&res_dat=xri:pqm&rft_dat=xri:pqdiss:9721992 | |
dc.identifier.uri | https://hdl.handle.net/2027.42/130251 | |
dc.description.abstract | To exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance potential of such processors. Block-structured ISAs are a new class of instruction set architectures that were designed to address the performance obstacles faced by processors attempting to exploit high levels of instruction level parallelism. The major distinguishing feature of a block-structured ISA is that it defines the architectural atomic unit (i.e. the instruction) to be a group of operations which is called an atomic block. This dissertation defines an optimization, block enlargement, that can be applied to a block-structured ISA to increase the instruction fetch rate of a processor that implements that ISA. A compiler that generates block-structured ISA code and a simulator that models the execution of that code on a block-structured ISA processor were constructed to evaluate the performance benefit of block-structured ISAs. This dissertation shows that for the SPECint95 benchmarks, the block-structured ISA processor executing enlarged atomic blocks and using simpler microarchitectural mechanisms to support wide-issue and dynamic scheduling outperforms a conventional ISA processor that also supports wide-issue and dynamic scheduling by 28% when assuming perfect branch prediction and by 15% when using real branch prediction. | |
dc.format.extent | 139 p. | |
dc.language | English | |
dc.language.iso | EN | |
dc.subject | Architec | |
dc.subject | Architectures | |
dc.subject | Block | |
dc.subject | Enlargement | |
dc.subject | Fetch | |
dc.subject | Increasing | |
dc.subject | Instruction | |
dc.subject | Optimizations | |
dc.subject | Rate | |
dc.subject | Set | |
dc.subject | Structured | |
dc.title | Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures. | |
dc.type | Thesis | |
dc.description.thesisdegreename | PhD | en_US |
dc.description.thesisdegreediscipline | Applied Sciences | |
dc.description.thesisdegreediscipline | Computer science | |
dc.description.thesisdegreegrantor | University of Michigan, Horace H. Rackham School of Graduate Studies | |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/130251/2/9721992.pdf | |
dc.owningcollname | Dissertations and Theses (Ph.D. and Master's) |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.