Algorithm/Architecture Co-Design for Low-Power Neuromorphic Computing
dc.contributor.author | Zheng, Nan | |
dc.date.accessioned | 2018-06-07T17:48:37Z | |
dc.date.available | NO_RESTRICTION | |
dc.date.available | 2018-06-07T17:48:37Z | |
dc.date.issued | 2017 | |
dc.date.submitted | ||
dc.identifier.uri | https://hdl.handle.net/2027.42/144149 | |
dc.description.abstract | The development of computing systems based on the conventional von Neumann architecture has slowed down in the past decade as complementary metal-oxide-semiconductor (CMOS) technology scaling becomes more and more difficult. To satisfy the ever-increasing demands in computing power, neuromorphic computing has emerged as an attractive alternative. This dissertation focuses on developing learning algorithm, hardware architecture, circuit components, and design methodologies for low-power neuromorphic computing that can be employed in various energy-constrained applications. A top-down approach is adopted in this research. Starting from the algorithm-architecture co-design, a hardware-friendly learning algorithm is developed for spiking neural networks (SNNs). The possibility of estimating gradients from spike timings is explored. The learning algorithm is developed for the ease of hardware implementation, as well as the compatibility with many well-established learning techniques developed for classic artificial neural networks (ANNs). An SNN hardware equipped with the proposed on-chip learning algorithm is implemented in CMOS technology. In this design, two unique features of SNNs, the event-driven computation and the inferring with a progressive precision, are leveraged to reduce the energy consumption. In addition to low-power SNN hardware, accelerators for ANNs are also presented to accelerate the adaptive dynamic programing algorithm. An efficient and flexible single-instruction-multiple-data architecture is proposed to exploit the inherent data-level parallelism in the inference and learning of ANNs. In addition, the accelerator is augmented with a virtual update technique, which helps improve the throughput and energy efficiency remarkably. Lastly, two techniques in the architecture-circuit level are introduced to mitigate the degraded reliability of the memory system in a neuromorphic hardware owing to the aggressively-scaled supply voltage and integration density. The first method uses on-chip feedback to compensate for the process variation and the second technique improves the throughput and energy efficiency of a conventional error-correction method. | |
dc.language.iso | en_US | |
dc.subject | Neuromorphic computing | |
dc.subject | Neural network | |
dc.subject | Machine learning | |
dc.subject | Low-power circuit | |
dc.subject | Hardware architecture | |
dc.subject | Algorithm-architecture co-design | |
dc.title | Algorithm/Architecture Co-Design for Low-Power Neuromorphic Computing | |
dc.type | Thesis | en_US |
dc.description.thesisdegreename | PhD | en_US |
dc.description.thesisdegreediscipline | Electrical Engineering | |
dc.description.thesisdegreegrantor | University of Michigan, Horace H. Rackham School of Graduate Studies | |
dc.contributor.committeemember | Mazumder, Pinaki | |
dc.contributor.committeemember | Ahmed, Omar Jamil | |
dc.contributor.committeemember | Scott, Clayton D | |
dc.contributor.committeemember | Stark, Wayne E | |
dc.subject.hlbsecondlevel | Computer Science | |
dc.subject.hlbsecondlevel | Electrical Engineering | |
dc.subject.hlbtoplevel | Engineering | |
dc.subject.hlbtoplevel | Science | |
dc.description.bitstreamurl | https://deepblue.lib.umich.edu/bitstream/2027.42/144149/1/zhengn_1.pdf | |
dc.identifier.orcid | 0000-0003-3261-2135 | |
dc.identifier.name-orcid | Zheng, Nan ; 0000-0003-3261-2135 | en_US |
dc.owningcollname | Dissertations and Theses (Ph.D. and Master's) |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.