Architecting Memory Systems for Emerging Technologies
dc.contributor.author | Oh, Byoungchan | |
dc.date.accessioned | 2018-10-25T17:40:58Z | |
dc.date.available | NO_RESTRICTION | |
dc.date.available | 2018-10-25T17:40:58Z | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018 | |
dc.identifier.uri | https://hdl.handle.net/2027.42/145988 | |
dc.description.abstract | The advance of traditional dynamic random access memory (DRAM) technology has slowed down, while the capacity and performance needs of memory system have continued to increase. This is a result of increasing data volume from emerging applications, such as machine learning and big data analytics. In addition to such demands, increasing energy consumption is becoming a major constraint on the capabilities of computer systems. As a result, emerging non-volatile memories, for example, Spin Torque Transfer Magnetic RAM (STT-MRAM), and new memory interfaces, for example, High Bandwidth Memory (HBM), have been developed as an alternative. Thus far, most previous studies have retained a DRAM-like memory architecture and management policy. This preserves compatibility but hides the true benefits of those new memory technologies. In this research, we proposed the co-design of memory architectures and their management policies for emerging technologies. First, we introduced a new memory architecture for an STT-MRAM main memory. In particular, we defined a new page mode operation for efficient activation and sensing. By fully exploiting the non-destructive nature of STT- MRAM, our design achieved higher performance, lower energy consumption, and a smaller area than the traditional designs. Second, we developed a cost-effective technique to improve load balancing for HBM memory channels. We showed that the proposed technique was capable of efficiently redistributing memory requests across multiple memory channels to improve the channel utilization, resulting in improved performance. | |
dc.language.iso | en_US | |
dc.subject | Memory System | |
dc.subject | Computer Architecture | |
dc.title | Architecting Memory Systems for Emerging Technologies | |
dc.type | Thesis | en_US |
dc.description.thesisdegreename | PhD | en_US |
dc.description.thesisdegreediscipline | Electrical Engineering | |
dc.description.thesisdegreegrantor | University of Michigan, Horace H. Rackham School of Graduate Studies | |
dc.contributor.committeemember | Dreslinski Jr, Ronald | |
dc.contributor.committeemember | Mudge, Trevor N | |
dc.contributor.committeemember | Martin, William R | |
dc.contributor.committeemember | Blaauw, David | |
dc.subject.hlbsecondlevel | Electrical Engineering | |
dc.subject.hlbtoplevel | Engineering | |
dc.description.bitstreamurl | https://deepblue.lib.umich.edu/bitstream/2027.42/145988/1/bcoh_1.pdf | |
dc.identifier.orcid | 0000-0001-9612-2501 | |
dc.identifier.name-orcid | Oh, Byoungchan; 0000-0001-9612-2501 | en_US |
dc.owningcollname | Dissertations and Theses (Ph.D. and Master's) |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.