Removing constant‐induced errors in stochastic circuits
dc.contributor.author | Ting, Paishun | |
dc.contributor.author | Hayes, John P. | |
dc.date.accessioned | 2021-01-05T18:44:38Z | |
dc.date.available | 2021-01-05T18:44:38Z | |
dc.date.issued | 2019-05 | |
dc.identifier.citation | Ting, Paishun; Hayes, John P. (2019). "Removing constant‐induced errors in stochastic circuits." IET Computers & Digital Techniques 13(3): 187-197. | |
dc.identifier.issn | 1751-861X | |
dc.identifier.issn | 1751-861X | |
dc.identifier.uri | https://hdl.handle.net/2027.42/163790 | |
dc.publisher | The Institution of Engineering and Technology | |
dc.publisher | Wiley Periodicals, Inc. | |
dc.subject.other | stochastic processes | |
dc.subject.other | optimal modulo‐counting circuits | |
dc.subject.other | standard logic circuits | |
dc.subject.other | randomised bit‐streams | |
dc.subject.other | stochastic computing | |
dc.subject.other | stochastic circuits | |
dc.subject.other | constant‐induced errors | |
dc.subject.other | OMC circuits | |
dc.subject.other | minimise RFEs | |
dc.subject.other | constant‐inducing RFEs | |
dc.subject.other | systematic algorithm constant elimination algorithm | |
dc.subject.other | bit‐stream length | |
dc.subject.other | random fluctuation errors | |
dc.subject.other | counting circuits | |
dc.subject.other | optimisation | |
dc.subject.other | logic design | |
dc.subject.other | logic circuits | |
dc.subject.other | probability | |
dc.title | Removing constant‐induced errors in stochastic circuits | |
dc.type | Article | |
dc.rights.robots | IndexNoFollow | |
dc.subject.hlbsecondlevel | Computer Science | |
dc.subject.hlbtoplevel | Engineering | |
dc.description.peerreviewed | Peer Reviewed | |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/163790/1/cdt2bf00226.pdf | |
dc.identifier.doi | 10.1049/iet-cdt.2018.5017 | |
dc.identifier.source | IET Computers & Digital Techniques | |
dc.identifier.citedreference | Brown, B.D., Card, H.: ‘ Stochastic neural computation I ’, IEEE Trans. Comput., 2001, 50, pp. 891 – 905 | |
dc.identifier.citedreference | Gaudet, V.C., Rapley, A.C.: ‘ Iterative decoding using stochastic computation ’, IET Electron Lett., 2003, 39, pp. 299 – 301 | |
dc.identifier.citedreference | Alaghi, A., Li, C., Hayes, J.P.: ‘ Stochastic circuits for real‐time image‐processing applications ’. IEEE Proc. Design Automation Conf., Austin, TX, USA, 2013, pp. 1 – 6 | |
dc.identifier.citedreference | Keener, R.W.: ‘ Theoretical statistics: topics for a core course ’ ( Springer, New York, NY, USA, 2010 ) | |
dc.identifier.citedreference | Paler, A., Kinseher, J., Polian, I., et al.: ‘ Approximate simulation of circuits with probabilistic behavior ’. IEEE Proc. Defect and Fault Tolerance in VLSI and Nanotechnology Systems, New York, NY, USA, 2013, pp. 95 – 100 | |
dc.identifier.citedreference | Li, P., Qian, W., Riedel, M.D.: ‘ The synthesis of linear finite state machine‐based stochastic computational elements ’. IEEE Proc. Asia and South Pacific Design Automation Conf., Sydney, NSW, Australia, 2012, pp. 757 – 762 | |
dc.identifier.citedreference | Lee, V.T., Alaghi, A., Ceze, L.: ‘ Correlation manipulating circuits for stochastic computing ’. IEEE Proc. Conf. on Design, Automation & Test in Europe, Dresden, Germany, 2018, pp. 1417 – 1422 | |
dc.identifier.citedreference | Tehrani, S.S., Gross, W.J., Mannor, S.: ‘ Stochastic decoding of LDPC codes ’, IEEE Commun. Lett., 2006, 10, ( 10 ), pp. 716 – 718 | |
dc.identifier.citedreference | Ting, P.‐S., Hayes, J.P.: ‘ On the role of sequential circuits in stochastic computing ’. ACM Proc. 25th edition on Great Lakes Symp. on VLSI, Banff, Alberta, Canada, 2017, pp. 475 – 478 | |
dc.identifier.citedreference | Golomb, S.W., Gong, G.: ‘ Signal design for good correlation ’ ( Cambridge University Press, New York, NY, USA, 2005 ) | |
dc.identifier.citedreference | Gubner, J.A.: ‘ Probability and random processes for electrical and computer engineers ’ ( Cambridge University Press, New York, NY, USA, 2006 ) | |
dc.identifier.citedreference | Lee, V.T., Alaghi, A., Hayes, J.P., et al.: ‘ Energy‐efficient hybrid stochastic‐binary neural networks for near‐sensor computing ’. IEEE Proc. Conf. on Design, Automation & Test in Europe, Lausanne, Switzerland, 2017, pp. 13 – 18 | |
dc.identifier.citedreference | Chen, T.‐H., Hayes, J.P.: ‘ Equivalence among stochastic logic circuits and its applications ’, IEEE Proc. Design Automation Conf., San Francisco, CA, USA, 2015, pp. 131 – 136 | |
dc.identifier.citedreference | Alaghi, A., Hayes, J.P.: ‘ On the functions realized by stochastic computing circuits ’. ACM Proc. 25th edition on Great Lakes Symp. on VLSI, Pittsburgh, PA, USA, 2015, pp. 331 – 336 | |
dc.identifier.citedreference | Ting, P.‐S., Hayes, J.P.: ‘ Eliminating a hidden error source in stochastic circuits ’. IEEE Proc. Defect and Fault Tolerance, Cambridge, UK, 2017, pp. 44 – 49 | |
dc.identifier.citedreference | Qian, W., Li, X., Riedel, M.D., et al.: ‘ An architecture for fault‐tolerant computation with stochastic logic ’, IEEE Trans. Comput., 2011, 60, pp. 93 – 105 | |
dc.identifier.citedreference | Alaghi, A., Hayes, J.P.: ‘ STRAUSS: spectral transform use in stochastic circuit synthesis ’, IEEE Trans. Comput.‐Aided Des. Integr. Circuits Syst., 2015, 34, pp. 1770 – 1783 | |
dc.identifier.citedreference | Alaghi, A., Hayes, J.P.: ‘ Fast and accurate computation using stochastic circuits ’. IEEE Proc. Conf. on Design, Automation & Test in Europe, Dresden, Germany, 2014, pp. 24 – 28 | |
dc.identifier.citedreference | Vahapoglu, E., Altun, M.: ‘ Accurate synthesis of arithmetic operations with stochastic logic ’. 2016 IEEE Computer Society Annual Symp. on VLSI, Pittsburgh, PA, USA, 2016, pp. 415 – 420 | |
dc.identifier.citedreference | Jenson, D., Riedel, M.: ‘ A deterministic approach to stochastic computation ’. IEEE Proc. 35th Int. Conf. on Computer‐Aided Design, Austin, TX, USA, 2016, pp. 1 – 8 | |
dc.identifier.citedreference | Gupta, P.K., Kumaresan, R.: ‘ Binary multiplication with PN sequences ’, IEEE Trans. Acoust. Speech Signal Process., 1988, 36, pp. 603 – 606 | |
dc.identifier.citedreference | Braendler, D., Hendtlass, T., O’Donoghue, P.: ‘ Deterministic bit‐stream digital neurons ’, IEEE Trans. Neural Netw., 2002, 13, pp. 1514 – 1525 | |
dc.identifier.citedreference | Ting, P.‐S., Hayes, J.P.: ‘ Isolation‐based decorrelation of stochastic circuits ’. IEEE Proc. Int. Conf. of Stochastic Circuits, Scottsdale, AZ, USA, 2016, pp. 88 – 95 | |
dc.owningcollname | Interdisciplinary and Peer-Reviewed |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.