Domain-Specific Hardware/Architecture for Emerging Applications
dc.contributor.author | Wang, Zhehong | |
dc.date.accessioned | 2022-05-25T15:43:51Z | |
dc.date.available | 2024-05-01 | |
dc.date.available | 2022-05-25T15:43:51Z | |
dc.date.issued | 2021 | |
dc.date.submitted | 2021 | |
dc.identifier.uri | https://hdl.handle.net/2027.42/172771 | |
dc.description.abstract | Technology scaling has driven the development of the computing industry during the past 50 years. However, as soon as we reach the power and memory wall, the impact of Moore’s Law started to wear away. The lack of “free” performance gain by simply scaling the technology implies that architecture and circuit designers will have to make the most of the potential of available technology nodes to face the challenge, requiring significant effort to develop innovative architectures and circuits. One solution is to trade off the programmability and flexibility of current microprocessors for a more optimized data and control flow of a specific application, and thus, the concept of domain-specific hardware came about. Though not a brand-new concept, as epitomized by graphics processors, highly computation-hungry Machine Learning (ML) applications, which have thrived in recent years, have benefited greatly from it with respect to both performance and energy. This thesis presents three different domain-specific solutions for various emerging applications, including DNA sequencing, ML, and post-quantum cryptography/homomorphic encryption, each of which employs different optimization schemes. The first application-specific solution demonstrates a seed-extension accelerator for next-generation sequencing in 55nm process technology with a recently proposed automata architecture. With an array of 25×25 custom-designed processing elements, it performs 2.46M reads/s, rendering a 1581x improvement in power efficiency compared to a system with dual-socket Xeon E5-2597 v3 server processors. The second prototype presents an RRAM and model compression-based DNN accelerator in 22nm process that features algorithm, architecture, and circuit optimizations. It achieves 16 million 8bit (decompressed) on-chip weights with the 24Mb RRAM, eliminating the energy-consuming off-chip memory access. The last work proposes and implements an architecture for accelerating third-generation FHE with AWS cloud FPGAs. A novel unbalanced PSI protocol based on third-generation FHE, optimized for the proposed hardware architecture, is introduced. The measurement results show that the proposed accelerator achieves >21× performance improvement compared to a software implementation for various crucial subroutines of third-generation FHE and the proposed PSI. | |
dc.language.iso | en_US | |
dc.subject | Domain Specific Hardware | |
dc.subject | ASIC | |
dc.subject | DNA Sequencing | |
dc.subject | RRAM | |
dc.subject | Deep Neural Networks | |
dc.subject | Fully Homomorphic Encryption | |
dc.title | Domain-Specific Hardware/Architecture for Emerging Applications | |
dc.type | Thesis | |
dc.description.thesisdegreename | PhD | en_US |
dc.description.thesisdegreediscipline | Electrical and Computer Engineering | |
dc.description.thesisdegreegrantor | University of Michigan, Horace H. Rackham School of Graduate Studies | |
dc.contributor.committeemember | Blaauw, David | |
dc.contributor.committeemember | Dreslinski Jr, Ronald | |
dc.contributor.committeemember | Kim, Hun Seok | |
dc.contributor.committeemember | Sylvester, Dennis Michael | |
dc.subject.hlbsecondlevel | Electrical Engineering | |
dc.subject.hlbtoplevel | Engineering | |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/172771/1/zhehongw_1.pdf | en |
dc.identifier.doi | https://dx.doi.org/10.7302/4800 | |
dc.identifier.orcid | 0000-0001-5112-639X | |
dc.identifier.name-orcid | Wang, Zhehong; 0000-0001-5112-639X | en_US |
dc.restrict.um | YES | |
dc.working.doi | 10.7302/4800 | en |
dc.owningcollname | Dissertations and Theses (Ph.D. and Master's) |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.