Substrate response of a floating gate n-channel MOS memory cell subject to a positive linear ramp voltage
dc.contributor.author | Lee, Han-Sheng | en_US |
dc.contributor.author | Lowrie, David Scott | en_US |
dc.date.accessioned | 2006-04-07T18:08:43Z | |
dc.date.available | 2006-04-07T18:08:43Z | |
dc.date.issued | 1981-03 | en_US |
dc.identifier.citation | Lee, Han-Sheng, Lowrie, David Scott (1981/03)."Substrate response of a floating gate n-channel MOS memory cell subject to a positive linear ramp voltage." Solid-State Electronics 24(3): 267-273. <http://hdl.handle.net/2027.42/24443> | en_US |
dc.identifier.uri | http://www.sciencedirect.com/science/article/B6TY5-46VKDYD-MJ/2/c9991f2c6fc6d70f1051635783d9c39d | en_US |
dc.identifier.uri | https://hdl.handle.net/2027.42/24443 | |
dc.description.abstract | A computer simulated substrate response of an n-channel MOS floating gate transistor to a positive linear ramping gate voltage was investigated. Device parameters, such as the channel length, effective electron mobility, substrate doping level and the gate voltage ramping rate were changed to see their effects on the substrate response. The substrate response was monitored by using the response of the surface potential at the mid-channel point. In the one-dimensional analysis it was found that the surface potential at the mid-channel point increased initially and dropped quickly after passing through its peak value and then decreased slowly. The mid-channel surface potential reached a higher peak value if the device had (1) a longer channel length, (2) a lower effective electron mobility, (3) a higher gate voltage ramping rate, or (4) a lower substrate doping level. Solutions show that the conditions for the mid-channel point to reach its peak surface potential faster are: (a) a shorter channel length, (b) a higher effective electron mobility, (c) a higher gate voltage ramping rate, and (d) a lower substrate doping level. | en_US |
dc.format.extent | 753986 bytes | |
dc.format.extent | 3118 bytes | |
dc.format.mimetype | application/pdf | |
dc.format.mimetype | text/plain | |
dc.language.iso | en_US | |
dc.publisher | Elsevier | en_US |
dc.title | Substrate response of a floating gate n-channel MOS memory cell subject to a positive linear ramp voltage | en_US |
dc.type | Article | en_US |
dc.rights.robots | IndexNoFollow | en_US |
dc.subject.hlbsecondlevel | Physics | en_US |
dc.subject.hlbsecondlevel | Electrical Engineering | en_US |
dc.subject.hlbtoplevel | Science | en_US |
dc.subject.hlbtoplevel | Engineering | en_US |
dc.description.peerreviewed | Peer Reviewed | en_US |
dc.contributor.affiliationum | Department of Electrical Engineering, University of Michigan, Ann Arbor, MI 48104, U.S.A. | en_US |
dc.contributor.affiliationother | Electronics Department, General Motors Research Laboratories, General Motors Technical Center, Warren, MI 48090, U.S.A. | en_US |
dc.description.bitstreamurl | http://deepblue.lib.umich.edu/bitstream/2027.42/24443/1/0000717.pdf | en_US |
dc.identifier.doi | http://dx.doi.org/10.1016/0038-1101(81)90090-3 | en_US |
dc.identifier.source | Solid-State Electronics | en_US |
dc.owningcollname | Interdisciplinary and Peer-Reviewed |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.