Circuits and Techniques for Cell-based Analog Design Automation in Advanced Processes
dc.contributor.author | Moore, David | |
dc.date.accessioned | 2018-06-07T17:53:19Z | |
dc.date.available | 2018-06-07T17:53:19Z | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018 | |
dc.identifier.uri | https://hdl.handle.net/2027.42/144202 | |
dc.description.abstract | Despite large advances in design automation of digital circuits to match the advance of Moore’s law, Analog design techniques have remained relatively unchanged. Recently, cell-based methodologies leveraging digital place and route tools have been explored in order to accelerate the design of common analog circuit blocks, such as Phase Locked Loops (PLLs). However, to date these designs have been implemented in older process nodes, and have otherwise failed to target the needs of the high speed processors which dominate the semiconductor industry. This thesis examines that state of cell-based analog design automation, and presents new techniques which will enable this approach to be used for analog blocks high speed processors. First, analytical modeling was performed for cell-based oscillators, removing the ad hoc circuit design process and enabling the number of iterative to design cycles to be drastically reduced. Additional circuit techniques which can be leveraged in cell-based PLLs were explored and two prototypes were implemented. In the first, a cascaded fast locking frequency generation circuit was created in a 28nm SOI process. This achieves fractional-N operation using an innovative controller, and design leverages binary search for fast locking. In the second, a 5GHz wide-bandwidth PLL for processor clocking was created in a 14nm FinFET process. This design achieves the widest output frequency range among synthesized PLLs. Finally, this design approach was extended to implement a phase interpolator for a clock and data recovery (CDR) circuit, enabling a fully synthesized CDR. | |
dc.language.iso | en_US | |
dc.subject | Synthesized PLL | |
dc.subject | cell-based analog automation | |
dc.subject | Ring Oscillator | |
dc.title | Circuits and Techniques for Cell-based Analog Design Automation in Advanced Processes | |
dc.type | Thesis | en_US |
dc.description.thesisdegreename | PhD | en_US |
dc.description.thesisdegreediscipline | Electrical Engineering | |
dc.description.thesisdegreegrantor | University of Michigan, Horace H. Rackham School of Graduate Studies | |
dc.contributor.committeemember | Wentzloff, David D | |
dc.contributor.committeemember | Pozzi, Sara A | |
dc.contributor.committeemember | Sylvester, Dennis Michael | |
dc.contributor.committeemember | Zhang, Zhengya | |
dc.subject.hlbsecondlevel | Electrical Engineering | |
dc.subject.hlbtoplevel | Engineering | |
dc.description.bitstreamurl | https://deepblue.lib.umich.edu/bitstream/2027.42/144202/1/mooredav_1.pdf | |
dc.identifier.orcid | 0000-0002-2848-7733 | |
dc.identifier.name-orcid | Moore, David; 0000-0002-2848-7733 | en_US |
dc.owningcollname | Dissertations and Theses (Ph.D. and Master's) |
Files in this item
Remediation of Harmful Language
The University of Michigan Library aims to describe library materials in a way that respects the people and communities who create, use, and are represented in our collections. Report harmful or offensive language in catalog records, finding aids, or elsewhere in our collections anonymously through our metadata feedback form. More information at Remediation of Harmful Language.
Accessibility
If you are unable to use this file in its current format, please select the Contact Us link and we can modify it to make it more accessible to you.